#### 查询SN54ABT833供应商

## 捷多邦, 专业PCB打样\$N54AB可833世\$N74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

### description

The 'ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT833 provide true data at their outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. ERR is clocked into the register on the rising edge of the clock (CLK) input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

SN54ABT833 JT PACKAGE SN74ABT833 DW OR NT PACKAGE (TOP VIEW)									
OEA [ A1 [ A2 [ A3 [ A4 [ A5 [	3 4 5 6	24 23 22 21 20 19	V <sub>CC</sub> B1 B2 B3 B4 B5						
A6 [ A7 [ <u>A8 [</u> <u>ERR [</u> CLR [ GND [	7 8 9 10 11 12	18 17 16 15 14 13	B6 B7 B8 PARITY OEB CLK						
SN54ABT833 FK PACKAGE (TOP VIEW)									



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CDIB is a trademark of Texas Instruments Incorporated.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT833 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT833 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

INPUTS						OUTP	UT AND I/O			
OEB	OEA	CLR	CLK	Ai Σ OF H's	Bi† Σ OF H's	A	В	PARITY	ERR‡	FUNCTION
L	н	х	х	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
н		н	Ť	NA	Odd	В	NA	NA	Н	B data to A bus and
п	L	п	I	NA	Even	D	INA	NA	L	check parity
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-flag register
		Н	No↑	Х					NC	
	н	L	No↑	Х	х	7	7	7	Н	8
Н	н	Н	$\uparrow$	Odd	X	Z	Z	Z	Н	Isolation§
		H ↑ Even			L					
		v	х	Odd	NA	NA	A	Н	NA	A data to B bus and
L	L	Х	~	Even	NA	NA	A	L	ΝA	generate inverted parity

FUNCTION TABLE


NA = not applicable, NC = no change, X = don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume ERR was previously high.

§ In this mode, ERR (when clocked) shows inverted parity of the A bus.


## logic symbol<sup>¶</sup>



 $\P$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997



Pin numbers shown are for the DW, JT, and NT packages.

#### ERROR-FLAG FUNCTION TABLE


INPUTS		S INTERNAL OUTPUT TO DEVICE PRE-STATE			FUNCTION
CLR	CLK	POINT P	ERR <sub>n-1</sub> †		
н	$\uparrow$	Н	Н	Н	
н	$\uparrow$	х	L	L	Sample
н	$\uparrow$	L	Х	L	
L	Х	Х	Х	Н	Clear

<sup>†</sup> The state of ERR before any changes at CLR, CLK, or point P



SCBS195C – FEBRUARY 1991 – REVISED JANUARY 1997

#### error-flag waveforms



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, VI (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT833	96 mA
SN74ABT833	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS195C – FEBRUARY 1991 – REVISED JANUARY 1997

## recommended operating conditions (see Note 3)

		SN54AE	BT833	SN74A	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	VIH High-level input voltage				2		V
VIL	Low-level input voltage					0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
VOH	High-level output voltage	ERR	4	5.5		5.5	V
ЮН	High-level output current	Except ERR	200	-24		-32	mA
IOL	Low-level output current		30%	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	2	5		5	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CONDITIONS		Т	A = 25°0	C	SN54ABT833		SN74ABT833		UNIT
FA	RANIEIER	TESTCOR	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
Vон	All outputs	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		V
vОн	except ERR	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v
		VCC = 4.3 V	I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55		0.55			V
VOL		VCC - 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>	-				100						mV
IOH	ERR	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			20		20		20	μA
ı.	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$			±1		连		±1	μA
łı	A or B ports	v () () = 0.0 v,	AL = ACC OLOND			±100		±100		±100	μΛ
۱ <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0,	V <sub>I</sub> = GND			-50		50		-50	μΑ
<sup>I</sup> OZH <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	$V_{O} = 2.7 V$			50	1	50		50	μΑ
Iozl‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-50	JUC C	-50		-50	μΑ
loff		$V_{CC} = 0,$	VI or VO $\leq 4.5$ V			±100	0			±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	Q	50		50	μA
١٥		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200¶	-50	-200¶	-50	-200¶	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μΑ
ICC	A or B ports	$I_{O} = 0,$	Outputs low		24	38¶		38¶		38¶	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ
	Doto inputo	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA
∆ICC <sup>#</sup>	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μΑ
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA
Ci	Control inputs	VI = 2.5 V or 0.5 V			4.5						pF
C <sub>io</sub>	A or B ports	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			10.5						pF
	÷										

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  These limits may vary among suppliers.

<sup>#</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT833		SN74ABT833	
			MIN	MAX	MIN	MAX	MIN	MAX	
t Dulas duration	Pulse duration	CLK high or low	3		3	15	3		50
tw	Fuse duration	CLR low	3		3	35	3		ns
		B or PARITY high	9.8		9.8	ζ.	9.8		
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	B or PARITY low	8.1		8.1		8.1		ns
		CLR	2		02		2		
th	Hold time after CLK↑	B or PARITY	0		<b>č</b> 0		0		ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT833		SN74ABT833		UNIT
	(INFOT)	(001-01)	MIN	түр†	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.2	2.8	4.8	1.2	5.4	1.2	5.3	20
<sup>t</sup> PHL	AUB	BOIA	1	3	4.8‡	1	5.4	1	5.3‡	ns
<sup>t</sup> PLH	А	PARITY	2.1	5.5	9.5	2.1	11.3	2.1	11.2	ns
<sup>t</sup> PHL	A	PARITY	2.5	5.3	9.7	2.5	11,1	2.5	11	115
<sup>t</sup> PZH	OE	PARITY	2.6	6.2	8.5	2.6	10.6	2.6	10.5	
<sup>t</sup> PZL	ÛE	FARIT	2.6‡	5.8	8.6	2.6‡ <	10.1	2.6‡	10	ns
<sup>t</sup> PLH	CLR	ERR	1	3.2	4.8‡	e)	5.3	1	5.2	ns
<sup>t</sup> PHL	CLK	EKK	1.2‡	2.8	5.7	1.2‡	6.3	1.2‡	6.2	ns
<sup>t</sup> PZH			1	3.7	5.8‡	S 1	6.6	1	6.5‡	
<sup>t</sup> PZL	OE	A, B, or PARITY	1.3‡	3.8	5.8	1.3‡	6.6	1.3‡	6.5‡	ns
<sup>t</sup> PHZ	ŌĒ	A, B, or PARITY	1.9‡	4.4	7.3	1.9‡	8	1.9‡	7.9	nc
<sup>t</sup> PLZ	UE	A, D, UI PARTI I	2.2‡	4.4	7.7	2.2‡	8.2	2.2‡	8.1	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> These limits may vary among suppliers.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997



- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated