

April 1984 Revised February 2000

DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS534 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features


- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly


Ordering Code:

Order Number	Package Number	Package Description
DM74ALS534WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS534N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram






Function Table

Output Control	Clock	D	Output Q
L	1	Н	L
L	↑	L	Н
L	L	Χ	\overline{Q}_0
Н	Х	Χ	Z

- L = LOW State
 H = HIGH State
 X = Don't Care \uparrow = Positive Edge Transition
 Z = High Impedance State \overline{Q}_0 = Previous Condition of \overline{Q}

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to Disabled Output 5.5V
Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Typical θ_{JA}

N Package 57.0°C M Package 76.0°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current				-2.6	mA
I _{OL}	LOW Level Output Current				24	mA
f _{CLOCK}	Clock Frequency		0		35	MHz
t _W	Width of Clock Pulse	HIGH	14			ns
		LOW	14			ns
t _{SU}	Data Setup Time (Note 2)		10↑			ns
t _H	Data Hold Time (Note 2)		0↑			ns
T _A	Free Air Operating Tempera			70	°C	


Note 2: The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	nput Clamp Voltage $V_{CC} = 4.5V, I_I = -18 \text{ mA}$					-1.5	V
V _{OH}	HIGH Level	V _{CC} = 4.5V	I _{OH} = Max	2.4	3.2		V
	Output Voltage	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$ $I_{OH} = -400 \ \mu\text{A}$		V _{CC} – 2			V
V _{OL}	LOW Level	V _{CC} = 4.5V	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
	Output Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
I _I	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V$, $V_{IH} = 7V$				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I _{IL}	LOW Level	$V_{CC} = 5.5V, V_{IL} = 0.4V$	All Others			-0.2	4
	Input Current		CLK, OC			-0.1	mA
Io	Output Drive Current	V _{CC} = 5.5V	V _O = 2.25V	-30		-112	mA
I _{OZH}	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 2.7V$				20	μА
I _{OZL}	OFF-State Output Current LOW Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 0.4V$				-20	μА
I _{CC}	Supply Current	V _{CC} = 5.5V	Outputs HIGH		11	19	mA
		Outputs OPEN	Outputs LOW		19	28	mA
			Outputs Disabled		20	31	mA

Switching Characteristics over recommended operating free air temperature range Units Conditions Min Max Symbol Parameter From То $V_{CC} = 4.5V \text{ to } 5.5V$ Maximum Clock Frequency 35 MHz f_{MAX} Propagation Delay Time $R_L=500\Omega$ t_{PLH} Clock Any \overline{Q} ns $C_L = 50 \text{ pF}$ LOW-to-HIGH Level Output Propagation Delay Time t_{PHL} Any Q Clock 16 ns HIGH-to-LOW Level Output Output Output Enable Time t_{PZH} Any $\overline{\mathbb{Q}}$ ns to HIGH Level Output Control Output Enable Time Output t_{PZL} Any $\overline{\mathbb{Q}}$ ns to LOW Level Output Control Output Disable Time Output t_{PHZ} Any $\overline{\mathbf{Q}}$ 2 ns from HIGH Level Output Control t_{PLZ} Output Disable Time Output Any \overline{Q} from LOW Level Output



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com