

November 2005

LM4934 Boomer® Audio Power Amplifier Series

3D Audio Sub-System with Stereo Speaker, OCL/SE Stereo Headphone, Earpiece and Mono Line Level Outputs

General Description

The LM4934 is an integrated audio sub-system designed for stereo cell phone applications. Operating on a 3.3V supply, it combines a stereo speaker amplifier delivering 520mW per channel into an 8Ω load, a stereo headphone amplifier delivering 36mW per channel into a 32Ω load, a mono earpiece amplifier delivering 55mW into a 32Ω load, and a line output for an external powered handsfree speaker. It integrates the audio amplifiers, volume control, mixer, power management control, and National 3D enhancement all into a single package. In addition, the LM4934 routes and mixes the stereo and mono inputs into multiple distinct output modes. The LM4934 features an I2S serial interface for full range audio and an I2C/SPI compatible interface for control.

Boomer audio power amplifiers are designed specifically to provide high quality output power with a minimal amount of external components.

Key Specifications

| P _{OUT} , Stereo BTL, 8Ω, 3.3V, | |
|---|-------------|
| 1% THD+N | 520mW (typ) |
| ■ P_{OUT} HP, 32Ω , $3.3V$, 1% THD+N | 36mW (typ) |
| ■ P _{OUT} Mono Earpiece, 32Ω, 3.3V, | |
| 1% THD+N | 55mW (typ) |
| ■ Shutdown current | 0.6μA (typ) |
| ■ DAC SNR | 95dB (typ) |

Features

- 18-bit stereo DAC
- Multiple distinct output modes
- Stereo speaker amplifier
- Stereo headphone amplifier
- Mono earpiece amplifier
- Mono Line Output for external handsfree carkit
- Independent Left, Right, headphone and Mono speaker volume controls
- National 3D enhancement with programmable effect level
- I²C/SPI (selectable) compatible interface
- Ultra low shutdown current
- Click and Pop Suppression circuit

Applications

- Cell Phones
- PDAs

Block Diagram




FIGURE 1. Audio Sub-System Block Diagram with OCL HP Outputs





FIGURE 2. Audio Sub-System with SE HP Outputs

Connection Diagrams

42-Bump Microfil



Top View (Bump Side Down) Order Number LM4934WL See NS Package Number WLA42

Top Marking Drawing



201669K6

Top View
XY — 2 Digit Date Code
TT — Traceability
GF5 — LM4934
I — Pin 1 Marking

Pin Descriptions

| | - | | | | |
|-----|----------|-----|-----|---|--|
| PIN | PIN NAME | D/A | I/O | DESCRIPTION | |
| A1 | DGND | D | Р | DIGITAL GROUND | |
| A2 | MCLK | D | I | MASTER CLOCK | |
| А3 | I2S_WS | D | I/O | I2S WORD SELECT | |
| A4 | GPIO | D | 0 | TEST PIN (MUST BE LEFT FLOATING) | |
| A5 | ADDR/ENB | D | I | I2C_ADDR OR SPI_ENB DEPENDING ON I2C or SPI MODE SELECT | |
| A6 | DVDD | D | Р | DIGITAL SUPPLY VOLTAGE | |
| B1 | PLLVDD | D | Р | PLL SUPPLY VOLTAGE | |
| B2 | I2S_SDI | D | I | I2S SERIAL DATA INPUT | |
| В3 | I2S_CLK | D | I/O | I2S CLOCK SIGNAL | |
| B4 | MODE | D | I | SELECTS BETWEEN SPI AND I2C CONTROL INTERFACE | |
| B5 | I2C_VDD | D | Р | I2C SUPPLY VOLTAGE | |
| B6 | VDDIO | D | Р | I/O SUPPLY VOLTAGE | |
| C1 | PLL_IN | D | I | PLL FILTER INPUT | |
| C2 | PLL_OUT | D | 0 | PLL FILTER OUTPUT | |
| C3 | PLLGND | D | Р | PLL GND | |
| C4 | SDA/SDI | D | I/O | I2C SDA OR SPI SDI | |
| C5 | SCL/SCK | D | I | I2C_SCL OR SPI_SCK | |
| C6 | AVDD | А | Р | ANALOG SUPPLY VOLTAGE | |
| D1 | AGND | А | Р | ANALOG GROUND | |

Pin Descriptions (Continued)

| | | | | , | | |
|----|-----------------|---|---|---------------------------------------|--|--|
| D2 | R _{IN} | Α | I | RIGHT ANALOG IN | | |
| D3 | NC | Α | | NO CONNECT | | |
| D4 | BYPASS | Α | I | HALF-SUPPLY BYPASS | | |
| D5 | LINEOUT | Α | 0 | MONO LINE OUT | | |
| D6 | RHP | Α | 0 | RIGHT HEADPHONE OUTPUT | | |
| E1 | EP- | Α | 0 | MONO EARPIECE OUT- | | |
| E2 | M _{IN} | А | I | MONO ANALOG IN | | |
| E3 | L _{IN} | А | I | LEFT ANALOG IN | | |
| E4 | R3DOUT | Α | I | RIGHT CHANNEL 3D OUTPUT | | |
| E5 | LHP | Α | 0 | LEFT HEADPHONE OUTPUT | | |
| E6 | CHP | А | 0 | HEADPHONE CENTER PIN OUTPUT (1/2 VDD) | | |
| F1 | AGND | А | Р | ANALOG GND | | |
| F2 | EP+ | А | 0 | MONO EARPIECE OUT+ | | |
| F3 | L3DIN | А | I | LEFT CHANNEL 3D INPUT | | |
| F4 | L3DOUT | А | I | LEFT CHANNEL 3D OUTPUT | | |
| F5 | R3DIN | А | I | RIGHT CHANNEL 3D INPUT | | |
| F6 | AGND | Α | Р | ANALOG GND | | |
| G1 | LLS- | А | 0 | LEFT SPEAKER OUT- | | |
| G2 | AVDD | А | Р | ANALOG SUPPLY VOLTAGE | | |
| G3 | LLS+ | А | 0 | LEFT SPEAKER OUT+ | | |
| G4 | RLS- | А | 0 | RIGHT SPEAKER OUT- | | |
| G5 | AVDD | А | Р | ANALOG SUPPLY VOLTAGE | | |
| G6 | RLS+ | А | 0 | RIGHT SPEAKER OUT+ | | |

61°C/W

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Analog Supply Voltage 6.0VDigital Supply Voltage 6.0VStorage Temperature -65° C to $+150^{\circ}$ C
Input Voltage -0.3V to $V_{DD} + 0.3V$ Power Dissipation (Note 3) Internally Limited

ESD Susceptibility (Note 4) 2000V ESD Susceptibility(Note 5) 200V Junction Temperature 150°C

Thermal Resistance

 θ_{JA} (WLA42) See AN-1279

Operating Ratings

Temperature Range

 $T_{MIN} \le T_A \le T_{MAX}$ $-40^{\circ}C \le T_A \le +85^{\circ}C$

Supply Voltage

$$\begin{split} 2.7V &\leq AV_{DD} \leq 5.5V \\ 2.7V &\leq DV_{DD} \leq 4.0V \\ 2.4V &\leq I^2CV_{DD} \leq 4.0V \end{split}$$

Audio Amplifier Electrical Characteristics $AV_{DD} = 3.0V$, $DV_{DD} = 3.0V$ (Notes 1,

2)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

| Symbol | Parameter | Conditions | LM4 | Units | |
|---------------------|------------------------------|--|---------------------|---------------------------|----------|
| | | | Typical (Note 6) | Limits (Notes 7, 8) | (Limits) |
| | | V _{IN} = 0, No Load All Amps On + DAC, OCL | 18.5 | 26.5 | mA (max) |
| | | Headphone Mode Only, OCL | 5.6 | 8 | mA (max) |
| I _{DD} | Supply Current | Stereo Speaker Mode Only | 12 | 19.5 | mA (max) |
| | | Mono Earpiece Mode Only | 5.9 | 8 | mA (max) |
| | | DAC Off, All Amps On, OCL | 14.6 | 22 | mA (max) |
| I _{SD} | Shutdown Current | | 0.6 | 2 | μA (max) |
| | | Speaker; THD = 1%; $f = 1kHz$, 8Ω BTL | 420 | 370 | mW (min) |
| Po | Output Power | Headphone; THD = 1%; $f = 1kHz$, 32Ω SE | 27 | 24 | mW (min) |
| | | Earpiece; THD = 1%; f = 1kHz, 32Ω BTL | 45 | 40 | mW (min) |
| V _{FS DAC} | Full Scale DAC Output | | 2.4 | | Vpp |
| | | Speaker; $P_O = 200$ mW; $f = 1$ kHz, 8Ω BTL | 0.04 | | % |
| THD+N | Total Harmonic Distortion | Headphone; $P_O = 10$ mW; $f = 1$ kHz, 32Ω SE | 0.01 | | % |
| | | Earpiece; $P_O = 20$ mW; f = 1kHz, 32Ω BTL | 0.04 | | % |
| | | Line Out; $V_O = 1Vrms$; $f = 1kHz$, $10k\Omega$ SE | 0.004 | | % |
| | | Speaker | 8 | 55 | mV (max) |
| Vos | Offset Voltage | Earpiece | 8 | 50 | mV (max) |
| | | HP (OCL) | 8 | 40 | mV |
| € _O | Output Noise | A = weighted; 0dB gain; See Table 1 | Table 1 | | |
| PSRR | Power Supply Rejection Ratio | f = 217Hz; V_{ripple} = 200m V_{P-P} C_B = 2.2 μ F; See Table 2 | Table 2 | | |

Audio Amplifier Electrical Characteristics $AV_{DD} = 3.0V$, $DV_{DD} = 3.0V$ (Notes 1,

2) (Continued)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

| Symbol | Parameter | Conditions | LM4 | Units | |
|-----------------|--------------|-------------------------------------|----------|--------|----------|
| | | | Typical | Limits | (Limits) |
| | | | (Note 6) | (Notes | |
| | | | | 7, 8) | |
| | | | | | |
| | Crosstalk | Loudspeaker; P _O = 200mW | -84 | | dB |
| | | f = 1kHz | | | |
| Xtalk | | Headphone; P _O = 10mW | -85 | | dB |
| Alaik | | f = 1kHz; SE | | | |
| | | Headphone; P _O = 10mW | -60 | | dB |
| | | f = 1kHz; OCL | | | |
| | Wake Un Time | $C_B = 2.2 \mu F, CD6 = 0$ | 35 | | ms |
| T _{WU} | Wake-Up Time | C _B = 2.2μF, CD6 = 1 | 85 | | ms |

Audio Amplifier Electrical Characteristics $AV_{DD} = 5.0V$, $DV_{DD} = 3.3V$ (Notes 1,

2)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

| Symbol | Parameter | Conditions | LM4 | Units | |
|---------------------|---------------------------|--|---------------------|---------------------------|----------|
| | | | Typical (Note 6) | Limits (Notes 7, 8) | (Limits) |
| | | V _{IN} = 0, No Load All Amps On - DAC | 24 | | mA (max) |
| | Cumply Current | Headphone Mode Only | 5.8 | | mA |
| l _{DD} | Supply Current | Stereo Speaker Mode Only | 17 | | mA |
| | | Mono Speaker Mode Only | 7 | | mA |
| | | DAC Off, All Amps On | 19 | | mA |
| I _{SD} | Shutdown Current | | 1.6 | | μΑ |
| | | Speaker; THD = 1%; $f = 1kHz$, 8Ω BTL | 1.2 | | mW |
| Po | Output Power | Headphone; THD = 1%; $f = 1kHz$, 32Ω SE | 80 | | mW |
| | | Earpiece; THD = 1%; $f = 1kHz$, 32Ω BTL | 175 | | mW |
| V _{FS DAC} | Full Scale DAC Output | | 2.4 | | Vpp |
| | | Speaker; $P_O = 500$ mW; $f = 1$ kHz, 8Ω BTL | 0.03 | | % |
| THD+N | Total Harmonic Distortion | Headphone; $P_O = 30$ mW; $f = 1$ kHz, 32Ω SE | 0.01 | | % |
| | | Earpiece; $P_O = 40$ mW; $f = 1$ kHz, 32Ω BTL; CD4 = 0 | 0.04 | | % |
| | | Line Out; $V_O = 1Vrms$; $f = 1kHz$, $10k\Omega$ SE | 0.003 | | % |
| | | Speaker | 8 | | mV |
| V_{OS} | Offset Voltage | Earpiece | 8 | | mV |
| | | HP (OCL) | 8 | | mV |
| €o | Output Noise | A = weighted; 0dB gain; See Table 1 | Table 1 | | |

Audio Amplifier Electrical Characteristics $AV_{DD} = 5.0V$, $DV_{DD} = 3.3V$ (Notes 1,

2) (Continued)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

| Symbol | Parameter | Conditions | LM4 | LM4934 | |
|-----------------|------------------------------|--|------------------|---------------------------|----------|
| | | | Typical (Note 6) | Limits (Notes 7, 8) | (Limits) |
| PSRR | Power Supply Rejection Ratio | f = 217Hz; V_{ripple} = 200m V_{P-P} C_B = 2.2 μ F; See Table 3 | Table 3 | | |
| | | Loudspeaker; P _O = 400mW f = 1kHz | -86 | | dB |
| Xtalk | Crosstalk | Headphone; P _O = 15mW f = 1kHz; OCL | -56 | | dB |
| | | Headphone; $P_O = 15$ mW $f = 1$ kHz, SE | -80 | | dB |
| _ | Wake-Up Time | $C_B = 2.2 \mu F, CD6 = 0$ | 45 | | ms |
| T _{wu} | wake-op fille | $C_B = 2.2 \mu F, CD6 = 1$ | 130 | | ms |

Volume Control Electrical Characteristics (Notes 1, 2)

The following specifications apply for $3V \le AV_{DD} \le 5V$ and $2.7V \le DV_{DD} \le 4.0V$, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

| Symbol | Parameter | Conditions | LM4934 | | Units |
|--------------------|---|--|---------------------|---------------------------|----------------------|
| | | | Typical (Note 6) | Limits (Notes 7, 8) | (Limits) |
| | Stereo or Mono Analog Inputs | minimum gain setting | -6 | -6.5 -5.5 | dB (min) dB (max) |
| PGR | PreAmp Gain Setting Range | maximum gain setting | 15 | 15.5 14.5 | dB (max) dB (min) |
| | Output Volume Control for Stereo Speakers, Headphone Output, or Mono Output Range | minimum gain setting, Vol = 00001 | -56 | -56.5 -55.5 | dB (min) |
| VCR | | maximum gain setting | 5 | 4.5 5.5 | dB (min) dB (max) |
| ΔA_{CH-CH} | Stereo Channel to Channel Gain Mismatch | | 0.3 | | dB |
| ٨ | Mute Attenuation | $V_{in} = 1V_{rms}$, Gain = 0dB with load, Vol = 00000 | | | |
| A _{MUTE} | Wille Alternation | Headphone | <-90 | | dB |
| | | Line Out | <-90 | | dB |
| R _{INPUT} | M _{IN} , L _{IN} and R _{IN} Input Impedance | | 00 | 18 | kΩ (min) |
| | | | 23 | 28 | kΩ (max) |

Digital Section Electrical Characteristics (Notes 1, 2) The following specifications apply for $3V \le AV_{DD} \le 5V$ and $2.7V \le DV_{DD} \le 4.0V$, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

| Symbol | Parameter | Conditions | LM4934 | | Units |
|-------------------------|---|--|---------------------------------|--|----------|
| | | | Typical (Note 6) | Limits (Notes 7, 8) | (Limits) |
| DI | Digital Shutdown Current | Mode 0, DV _{DD} = 3.0V | | | |
| DI _{SD} | Digital Shutdown Current | No MCLK | 0.01 | 1 | μA |
| DI_DD | Digital Power Supply Current | $f_{MCLK} = 12MHz, DV_{DD} = 3.0V$ ALL MODES EXCEPT 0 | 5.3 | 8 | mA |
| PLLI _{DD} | PLL Quiescent Current | f _{MCLK} = 12MHz, DV _{DD} = 3.0V | 4.8 | 6 | mA |
| | | z audio clock and 48kHz sampling freque | | | |
| R _{DAC} | Audio DAC Ripple | 20Hz - 20kHz through headphone output | +/-0.1 | | dB |
| PB _{DAC} | Audio DAC Passband width | -3dB point | 22.6 | | kHz |
| SBA _{DAC} | Audio DAC Stop band Attenuation | Above 24kHz | 76 | | dB |
| DR _{DAC} | Audio DAC Dynamic Range | DC - 20kHz, -60dBFS; AES17 Standard See Table 4 | Table 4 | | dB |
| SNR | Audio DAC-AMP Signal to Noise Ratio | A-Weighted, Signal = V _O at 0dBFS, f = 1kHz Noise = digital zero, A-weighted, See Table 4 | Table 4 | | dB |
| SNR _{DAC} | Internal DAC SNR | A-weighted (Note 10) | 95 | | dB |
| PLL | | | 1 | I | |
| f _{IN} | Input Frequency on MCLK pin | | 12 | 10 26 | MHz |
| SPI/I ² C | | | 1 | | |
| f _{SPI} | Maximum SPI Frequency | | | 4000 | kHz (max |
| t _{SPISETD} | SPI Data Setup Time | | | 100 | ns (max) |
| t _{SPISETENB} | SPI ENB Setup Time | | | 100 | ns (max) |
| t _{SPIHOLDD} | SPI Data Hold Time | | | 100 | ns (max) |
| t _{SPIHOLDENB} | SPI ENB Hold Time | | | 100 | ns (max) |
| t _{SPICL} | SPI Clock Low Time | | | 125 | ns (max) |
| t _{SPICH} | SPI Clock High Time | | | 125 | ns (max) |
| f _{CLKI2C} | I ² C_CLK Frequency | | | 400 | kHz (max |
| t _{I2CHOLD} | I ² C_DATA Hold Time | | | 100 | ns (max) |
| t _{I2CSET} | I ² C_DATA Setup Time | | | 100 | ns (max) |
| V _{IH} | I ² C/SPI Input High Voltage | | I ² CV _{DD} | 0.7 x I ² CV _{DD} | V (min) |
| V _{IL} | I ² C/SPI Input Low Voltage | | 0 | 0.3 x I ² CV _{DD} | V (max) |
| I ² S | - | | • | • | • |
| f _{CLKI} 2S | I ² S_CLK Frequency | I ² S_RES = 0 I ² S_RES = 1 | 1536 3072 | 6144 12288 | kHz (max |
| | I ² S_WS Duty Cycle | | 50 | 40 | % |
| V _{IH} | Digital Input High Voltage | | | 0.7 x DV _{DD} | V (min) |
| V _{IL} | Digital Input Low Voltage | | | 0.3 x DV _{DD} | V (max) |

Note 1: All voltages are measured with respect to the GND pin unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower.

Note 4: Human body model: 100pF discharged through a 1.5k Ω resistor.

Note 5: Machine model: 220pF - 240pF discharged through all pins.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 9: Shutdown current is measured in a normal room environment.

Note 10: Internal DAC only with DAC modes 00 and 01.

TABLE 1. Output Noise Output Noise AV $_{DD}$ = 5V and AV $_{DD}$ = 3V. All gains set to 0dB. Units in μ V. A - weighted

| MODE | EP | LS | HP OCL or SE | Lineout | Units |
|------|----|----|--------------|---------|-------|
| 1 | 22 | 22 | 11 | 9 | μV |
| 2 | 22 | 22 | 11 | 9 | μV |
| 3 | 22 | 22 | 11 | 9 | μV |
| 4 | 68 | 88 | 46 | 35 | μV |
| 5 | 38 | 48 | 24 | 20 | μV |
| 6 | 29 | 34 | 18 | 15 | μV |
| 7 | 38 | 48 | 24 | 20 | μV |

TABLE 2. PSRR $AV_{DD} = 3V$

PSRR AV_{DD} = 3V. f = 217Hz; V_{ripple} = 200mVp-p; C_B = 2.2 μ F.

| MODE | EP (Typ) | LS (Typ) | LS (Limit) | HP OCL or SE | HP OCL or SE | Lineout (Typ) | Units |
|------|-------------|-------------|---------------|-----------------|-----------------|------------------|-------|
| | | | | (Typ) | (Limit) | | |
| 1 | 69 | 71 | | 72 | | 70 | dB |
| 2 | 69 | 71 | 67 | 72 | 68 | 70 | dB |
| 3 | 69 | 71 | | 72 | | 70 | dB |
| 4 | 63 | 62 | | 55 | | 68 | dB |
| 5 | 69 | 68 | | 61 | | 69 | dB |
| 6 | 69 | 70 | | 64 | | 70 | dB |
| 7 | 69 | 68 | | 61 | | 69 | dB |

TABLE 3. PSRR $AV_{DD} = 5V$

PSRR AV_{DD} = 5V. All gains set to 0dB. f = 217Hz; $V_{ripple} = 200mVp-p$; $C_B = 2.2\mu F$

| | | / Tipple | | | | | |
|------|-------|----------|--------------|---------|-------|--|--|
| MODE | EP | LS | HP OCL or SE | Lineout | Units | | |
| | (Typ) | (Typ) | (Typ) | (Typ) | | | |
| 1 | 68 | 72 | 71 | 70 | dB | | |
| 2 | 68 | 72 | 71 | 70 | dB | | |
| 3 | 68 | 72 | 71 | 70 | dB | | |
| 4 | 68 | 66 | 69 | 70 | dB | | |
| 5 | 68 | 69 | 70 | 70 | dB | | |
| 6 | 69 | 72 | 71 | 71 | dB | | |
| 7 | 68 | 69 | 70 | 70 | dB | | |

TABLE 4. Dynamic Range and SNR

Dynamic Range and SNR. 3V \leq AV $_{DD} \leq$ 5V. All programmable gain set to 0dB. Units in dB.


| | DR (Typ) | SNR (Typ) | Units |
|---------|----------|-----------|-------|
| LS | 95 | 85 | dB |
| Lineout | 100 | 87 | dB |

| | DR (Typ) | SNR (Typ) | Units |
|----|----------|-----------|-------|
| HP | 95 | 85 | dB |
| EP | 97 | 87 | dB |

System Control

The LM4934 is controlled via either a three wire SPI or a two wire I²C compatible interface, selectable with the MODE pin. When MODE is cleared the device is in I²C mode, when MODE is set the device is in SPI mode. This interface is used to configure the operating mode, interfaces, data converters, mixers and amplifiers. The LM4934 is controlled by writing 8 bit data into a series of write-only registers, the device is always a slave for both type of interfaces.

THREE WIRE, SPI INTERFACE (MODE = 1)



Three Wire Mode Write Bus Timing




FIGURE 3. Three Wire Mode Write Bus

When the part is configured as an SPI device and the enable (ENB) line is lowered the serial data on SDI is clocked in on the rising edge of the SCK line. The protocol used is 16bit, MSB first. The upper 8 bits (15:8) are used to select an address within the device, the lower 8 bits (7:0) contain the updated data for this register.

TWO WIRE I2C COMPATIBLE INTERFACE (MODE = 0)

SDA SCL Start Condition Start Address Start Condition Start Address Stop Condition Stop Condition Stop Condition 201669J6




FIGURE 4. Two Wire Mode Write Bus

11

When the part is configured as an I^2C device then the LM4934 will respond to one of two addresses, according to the ADDR input. If ADDR is low then the address portion of the I^2C transaction should be set to write to 0010000. When ADDR is high then the address input should be set to write to 1110000.

TABLE 5. Chip Address

| | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
|--------------|----|----|----|----|----|----|----|
| Chip Address | EC | EC | 1 | 0 | 0 | 0 | 0 |
| ADR = 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| ADR = 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

EC — Externally configured by ADR pin

TABLE 6. Control Registers

| | | | | 5 1 | | | | | |
|---------|-----------------------------------|----------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------------|
| Address | Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 00h | Mode Control | 0 | CD_6 | 0 | OCL | CD_3 | CD_2 | CD_1 | CD_0 |
| 01h | Output Control | 0 | 0 | HP_R_ OUTPUT | HP_L_ OUTPUT | LS_R_ OUTPUT | LS_L_ OUTPUT | MONO_ OUTPUT | LINEOUT_ OUTPUT |
| 02h | Mono Volume Control | 0 | 0 | 0 | MONO_VOL_4 | MONO_VOL_3 | MONO_VOL_2 | MONO_VOL_1 | MONO_VOL_0 |
| 03h | Loud Speaker | 0 | 3D_LEVEL_1 | 3D_LEVEL_0 | LS_L_VOL_4 | LS_L_VOL_3 | LS_L_VOL_2 | LS_L_VOL_1 | LS_L_VOL_0 |
| | LeftVolume and 3D | | | | | | | | |
| | Gain | | | | | | | | |
| 04h | Loud Speaker | 0 | 3D_MODE | 3D_ENABLE | LS_R_VOL_4 | LS_R_VOL_3 | LS_R_VOL_2 | LS_R_VOL_1 | LS_R_VOL_0 |
| | RightVolume and 3D | | | | | | | | |
| 05h | Headphone Left | 0 | 0 | 0 | HP_L_VOL_4 | HP_L_VOL_3 | HP_L_VOL_2 | HP_L_VOL_1 | HP_L_VOL_0 |
| | Volume Control | | | | | | | | |
| 06h | Headphone Right | 0 | 0 | 0 | HP_R_VOL_4 | HP_R_VOL_3 | HP_R_VOL_2 | HP_R_VOL_1 | HP_R_VOL_0 |
| | Volume Control | | | | | | | | |
| 07h | Analog R & L Input | 0 | 0 | ANA_R_ | ANA_R_ | ANA_R_ | ANA_L_ | ANA_L | ANA_L |
| | Gain Control | | | GAIN_2 | GAIN_1 | GAIN_0 | GAIN_2 | _GAIN_1 | _GAIN_0 |
| 08h | Analog Mono & DAC | 0 | DIG_R_ | DIG_R_ | DIG_L_ | DIG_L_ | _NI_ONOM | _NI_ONOM | _NI_ONOM |
| | Input Gain Control | | GAIN_1 | GAIN_0 | GAIN_1 | GAIN_0 | GAIN_2 | GAIN_1 | GAIN_0 |
| 160 | Clock Configu | R_DIV_3 | R_DIV_2 | R_DIV_1 | R_DIV_0 | PLL_ | AUDIO | PLL_INPUT | FAST_ |
| | ration | | | | | ENABLE | _CLK_SEL | | CLOCK |
| 0Ah | PLL M Divider | 0 | PLL_M_6 | PLL_M_5 | PLL_M_4 | PLL_M_3 | PLL_M_2 | PLL_M_1 | PLL_M_0 |
| 0Bh | PLL N Divider | PLL_N_7 | PLL_N_6 | PLL_N_5 | PLL_N_4 | PLL_N_3 | PLL_N_2 | PLL_N_1 | PLL_N_0 |
| 0Ch | PLL N_MOD Divider | VCO_FAST | PLL_DITH_LEV_1 | PLL_DITH_LEV_0 | PLL_N_MOD_4 | PLL_N_MOD_3 | PLL_N_MOD_2 | PLL_N_MOD_1 | PLL_N_MOD_0 |
| | and Dither Level | | | | | | | | |
| 0Dh | PLL_P Divider | 0 | 0 | 0 | 0 | PLL_P_3 | PLL_P_2 | PLL_P_1 | PLL_P_0 |
| 0Eh | DAC Setup | 0 | CUST_COMP | DITHER_ALW_ON | DITHER_OFF | MUTE_R | MUTE_L | DAC_MODE_1 | DAC_MODE_0 |
| 0Fh | Interface | 0 | 0 | 0 | 0 | I2C_FAST | I2S_MODE | I2S_RESOL | I2S_M/S |
| 10h | COMPENSATION _C COMP0_7 | COMP0_7 | COMP0_6 | COMP0_5 | COMP0_4 | COMP0_3 | COMP0_2 | COMP0_1 | COMP0_0 |
| | OEFF0_LSB | | | | | | | | |
| 11h | COMPENSATION _C COMP0_15 | COMP0_15 | COMP0_14 | COMP0_13 | COMP0_12 | COMP0_11 | COMP0_10 | COMP0_9 | COMP0_8 |
| | OEFF0_MSB | | | | | | | | |
| 12h | COMPENSATION _C COMP1_7 OEFF1_LSB | COMP1_7 | COMP1_6 | COMP1_5 | COMP1_4 | COMP1_3 | COMP1_2 | COMP1_1 | COMP1_0 |
| | | | | | | | | | |

| (Continued) |
|-------------|
| _ |
| 0 |
| _ |
| Ħ |
| 0 |
| 0 |
| () |
| |
| |
| 5 |
| <u>e</u> |
| S |
| ~ |
| Ś |

| | D2 | |
|--------------------|----|--|
| ed) | Ea | |
| Registers (Continu | D4 | |
| TABLE 6. Control F | D5 | |
| | D6 | |
| | D7 | |

| | | | | IABLE 6. Control Registers (Continued) | registers (Continu | (pe | | | |
|---------|-----------------------------------|----------|-------------------|--|--------------------|----------|----------|----------|----------|
| Address | Address Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | 00 |
| 13h | COMPENSATION_C COMP1_15 COMP1_14 | COMP1_15 | | COMP1_13 | COMP1_12 | COMP1_11 | COMP1_10 | COMP1_9 | COMP1_8 |
| | OEFF1_MSB | | | | | | | | |
| 14h | COMPENSATION _C COMP2_7 COMP2_6 | COMP2_7 | | COMP2_5 | COMP2_4 | COMP2_3 | COMP2_2 | COMP2_1 | COMP2_0 |
| | OEFF2_LSB | | | | | | | | |
| 15h | COMPENSATION _C COMP2_15 COMP2_14 | COMP2_15 | | COMP2_13 | COMP2_12 | COMP2_11 | COMP2_10 | COMP2_9 | COMP2_8 |
| | OEFF2_MSB | | | | | | | | |
| 16h | TEST_ | RESERVED | RESERVED RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| | REGISTER | | | | | | | | |

Note: All registers default to 0 on initial power-up.

System Control

TABLE 7. Stereo or Mono, Left or Right Volume Control

| MONO_VOL_4, | MONO_VOL_3, | MONO_VOL_2, | MONO_VOL_1, | MONO_VOL_0, | |
|-------------|-------------|-------------|-------------|-------------|-----------|
| LS_L_VOL_4, | LS_L_VOL_3, | LS_L_VOL_2, | LS_L_VOL_1, | LS_L_VOL_0, | |
| LS_R_VOL_4, | LS_R_VOL_3, | LS_R_VOL_2, | LS_R_VOL_1, | LS_R_VOL_0, | Gain (dB) |
| HP_L_VOL_4, | HP_L_VOL_3, | HP_L_VOL_2, | HP_L_VOL_1, | HP_L_VOL_0, | |
| HP_R_VOL_4 | HP_R_VOL_3 | HP_R_VOL_2 | HP_R_VOL_1 | HP_R_VOL_0 | |
| 0 | 0 | 0 | 0 | 0 | Mute |
| 0 | 0 | 0 | 0 | 1 | -56 |
| 0 | 0 | 0 | 1 | 0 | -52 |
| 0 | 0 | 0 | 1 | 1 | -48 |
| 0 | 0 | 1 | 0 | 0 | -45 |
| 0 | 0 | 1 | 0 | 1 | -42 |
| 0 | 0 | 1 | 1 | 0 | -39 |
| 0 | 0 | 1 | 1 | 1 | -36 |
| 0 | 1 | 0 | 0 | 0 | -33 |
| 0 | 1 | 0 | 0 | 1 | -30 |
| 0 | 1 | 0 | 1 | 0 | -28 |
| 0 | 1 | 0 | 1 | 1 | -26 |
| 0 | 1 | 1 | 0 | 0 | -24 |
| 0 | 1 | 1 | 0 | 1 | -22 |
| 0 | 1 | 1 | 1 | 0 | -20 |
| 0 | 1 | 1 | 1 | 1 | -18 |
| 1 | 0 | 0 | 0 | 0 | -16 |
| 1 | 0 | 0 | 0 | 1 | -14 |
| 1 | 0 | 0 | 1 | 0 | -12 |
| 1 | 0 | 0 | 1 | 1 | -10 |
| 1 | 0 | 1 | 0 | 0 | -8 |
| 1 | 0 | 1 | 0 | 1 | -6 |
| 1 | 0 | 1 | 1 | 0 | -4 |
| 1 | 0 | 1 | 1 | 1 | -3 |
| 1 | 1 | 0 | 0 | 0 | -2 |
| 1 | 1 | 0 | 0 | 1 | -1 |
| 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | +1 |
| 1 | 1 | 1 | 0 | 0 | +2 |
| 1 | 1 | 1 | 0 | 1 | +3 |
| 1 | 1 | 1 | 1 | 0 | +4 |
| 1 | 1 | 1 | 1 | 1 | +5 |

15

TABLE 8. Mixer Code Control

| Mode | CD3 | CD2 | CD1 | CD0 | Mono | Mono | Loud- | Loud- | Headphone | Headphone |
|------|-----|-----|-----|-----|----------|----------|-----------|-----------|-----------|-----------|
| | | | | | Lineout | Earpiece | Speaker L | Speaker R | L | R |
| 0 | 0 | 0 | 0 | 0 | SD | SD | SD | SD | SD | SD |
| 1 | 1 | 0 | 0 | 1 | М | М | М | М | М | М |
| 2 | 1 | 0 | 1 | 0 | AL+AR | AL+AR | AL | AR | AL | AR |
| 3 | 1 | 0 | 1 | 1 | M+AL+AR | M+AL+AR | M+AL | M+AR | M+AL | M+AR |
| 4 | 1 | 1 | 0 | 0 | DL+DR | DL+DR | DL | DR | DL | DR |
| 5 | 1 | 1 | 0 | 1 | DL+DR+ | DL+DR+ | DL+AL | DR+AR | DL+AL | DR+AR |
| | | | | | AL+AR | AL+AR | | | | |
| 6 | 1 | 1 | 1 | 0 | M+DL+AL+ | M+DL+AL+ | M+DL+AL | M+DR+AR | M+DL+AL | M+DR+AR |
| | | | | | DR+AR | DR+AR | | | | |
| 7 | 1 | 1 | 1 | 1 | M+DL+DR | M+DL+DR | M+DL | M+DR | M+DL | M+DR |

SD — Shutdown
M — Mono Input
AL — Analog Left Channel
AR — Analog Right Channel
DL — I2S DAC Left Channel
DR — I2S DAC Right Channel
MUTE — Mute
Note: Power-On Default Mode is

Note: Power-On Default Mode is Mode 0

TABLE 9. Output Control (01h)

| | LS_L_OUTPUT = 1 | LS_L_OUTPUT = 0 | |
|---------------------------|--------------------------------------|-------------------------------------|----------------------|
| Loudspeaker Left Channel | Output On | Outp | ut Off |
| | · | | |
| | LS_R_OUTPUT = 1 | LS_R_OU | TPUT = 0 |
| Loudspeaker Right Channel | Output On | Output Off | |
| | | | |
| Llandahara Laft Oharral | HP_L_OUTPUT = 1 | HP_L_OU | TPUT = 0 |
| Headphone Left Channel | Output On | OCL = 1, Output Mute | OCL = 0, Output Mute |
| | | | |
| Handahara Diaht Chanal | HP_R_OUTPUT = 1 | HP_R_OUTPUT = 0 | |
| Headphone Right Channel | Output On | OCL = 1, Output Mute | OCL = 0, Output Mute |
| | | | |
| Mono Speaker Output | MONO_OUTPUT = 1 | MONO_OU | JTPUT = 0 |
| Mono Speaker Output | Output On | Outp | ut Off |
| | | | |
| Lineout | LINEOUT_OUTPUT = 1 | LINEOUT_C | OUTPUT = 0 |
| Lineout | Output On | Output Mute | |
| | | | |
| | OCL = 1 | OCL | _ = 0 |
| Headphone Output Mode | Headphone Output set to Capless | Headphone Output Set to Cap-coupled | |
| | (CHP = 1/2 AV _{DD}) | | |
| | | | |
| All Outputs | CD3 = 1 | CD3 | 3 = 0 |
| / III Odipalo | Outputs Toggled Via Register Control | All Out | outs Off |

TABLE 10. National 3D Enhancement Level Select (03h)

| 3D_LEVEL_1 | 3D_LEVEL_0 | MIX RATIO |
|------------|------------|-----------|
| 0 | 0 | 25% |
| 0 | 1 | 40% |
| 1 | 0 | 55% |
| 1 | 1 | 70% |

TABLE 11. National 3D Mode Control (04h)

| 3D_MODE | MODE |
|---------|-----------|
| 0 | 3D type 1 |
| 1 | 3D type 2 |

³D type 1: $R_{OUT} = R_i - G * L_{OUT3D}, L_{OUT} = L_i - G * R_{OUT3D}$ 3D type 2: $R_{OUT} = -R_i - G * L_{OUT3D}, L_{OUT} = L_i + G * R_{OUT3D}$ $R_i = Right Input$ $L_i = Left In$

TABLE 12. Analog Input Amplifier Gain Select

| MONO_IN_GAIN_2 | MONO_IN_GAIN_1 | MONO_IN_GAIN_0 | Input Gain Setting |
|----------------|----------------|----------------|--------------------|
| ANA_L_GAIN_2 | ANA_L_GAIN_1 | ANA_L_GAIN_0 | |
| ANA_R_GAIN_2 | ANA_R_GAIN_1 | ANA_R_GAIN_0 | |
| 0 | 0 | 0 | −6dB |
| 0 | 0 | 1 | −3dB |
| 0 | 1 | 0 | 0dB |
| 0 | 1 | 1 | 3dB |
| 1 | 0 | 0 | 6dB |
| 1 | 0 | 1 | 9dB |
| 1 | 1 | 0 | 12dB |
| 1 | 1 | 1 | 15dB |

TABLE 13. DAC Gain Select

| DIG_L_GAIN_1 DIG_R_GAIN_1 | DIG_L_GAIN_1 DIG_R_GAIN_1 | Input Gain Setting |
|------------------------------|------------------------------|--------------------|
| 0 | 0 | -3dB |
| 0 | 1 | 0dB |
| 1 | 0 | 3dB |
| 1 | 1 | 6dB |

PLL Configuration Registers

PLL M Divider Configuration Register

This register is used to control the input divider of the PLL.

PLL_M (0Ah) (Set = logic 1, Clear = logic 0)

| Bits | Register | Description | |
|------|----------|---------------------------|------------------|
| 6:0 | PLL_M | Programs the PLL input di | vider to select: |
| | | PLL_M | Divide Ratio |
| | | 0 | Divider Off |
| | | 1 | 1 |
| | | 2 | 1.5 |
| | | 3 | 2 |
| | | 4 | 2.5 |
| | | | 3→ |
| | | 126 | 63.5 |
| | | 127 | 64 |

NOTES:

The M divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details.

The divider of the M divider is derived from PLL_M as such:

 $M = (PLL_M+1) / 2$

PLL Configuration Registers (Continued)

PLL N Divider Configuration Register

This register is used to control PLL N divider.

PLL_N (0Bh) (Set = logic 1, Clear = logic 0)

| Bits | Register | Description | |
|------|----------|-----------------|---------------------|
| 7:0 | PLL_N | Programs the PL | L feedback divider: |
| | | PLL_N | Divide Ratio |
| | | 0 | Divider Off |
| | | 1 → 10 | 10 |
| | | 11 | 11 |
| | | 12 | 12 |
| | | | |
| | | 248 | 248 |
| | | 249 | 249 |
| | | 250 → 255 | 250 |

NOTES:

The divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details. The N divider should never be set so that (Fin/M) * N > 55MHz (or 80MHz if FAST_VCO is set in the PLL_N_MOD register).

The non-sigma-delta division of the N divider is derived from the PLL_N as such:

 $N = PLL_N$

 $Fin \ /M \ is \ often \ referred \ to \ as \ F_{comp} \ (Frequency \ of \ Comparison) \ or \ F_{ref} \ (Reference \ Frequency). \ In \ this \ document, \ F_{comp} \ is \ used.$

PLL P Divider Configuration Register

This register is used to control the PLL's P divider.

PLL_P (0Dh) (Set = logic 1, Clear = logic 0)

| Bits | Register | Description Programs the PLL input divider to select: | | |
|------|----------|---|--------------|--|
| 3:0 | PLL_P | | | |
| | | PLL_P | Divide Ratio | |
| | | 0 | Divider Off | |
| | | 1 | 1 | |
| | | 2 | 1.5 | |
| | | 3 | 2 | |
| | | | -> 2.5 | |
| | | 13 | 7 | |
| | | 14 | 7.5 | |
| | | 15 | 8 | |

NOTES:

The division of the P divider is derived from PLL_P as such:

 $P = (PLL_P+1) / 2$

PLL Configuration Registers (Continued)

PLL N Modulator and Dither Select Configuration Register

This register is used to control the Fractional component of the PLL.

PLL_N_MOD (0Ch) (Set = logic 1, Clear = logic 0)

| Bits | Register | Description | | |
|------|--------------|--|------------------------------------|--|
| 4:0 | PLL_N_MOD | PLL_N_MOD This programs the PLL N Modulator's fractional component | | |
| | | PLL_N_MOD | Fractional Addition | |
| | | 0 | 0/32 | |
| | | 1 | 1/32 | |
| | | 2 → 30 | 2/32 → 30/32 | |
| | | 31 | 31/32 | |
| 6:5 | DITHER_LEVEL | Allows control over t | the dither used by the N Modulator | |
| | | DITHER_LEVEL | DAC Sub-system Input Source | |
| | | 00 | Medium (32) | |
| | | 01 | Small (16) | |
| | | 10 | Large (48) | |
| | | 11 | Off | |
| 7 | FAST_VCO | If set the VCO maximum and minimum frequencies are raised: | | |
| | | FAST_VCO | Maximum F _{VCO} | |
| | | 0 | 40-55MHz | |
| | | 1 | 55-80MHz | |

NOTES

The complete N divider is a fractional divider as such:


 $N = PLL_N + (PLL_N_MOD/32)$

If the modulus input is zero, then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula: Fout = (Fin * N) / (M * P)

Please see over for more details on the PLL and common settings.

Further Notes on PLL Programming

The sigma-delta PLL is designed to drive audio circuits requiring accurate clock frequencies of up to 25MHz with frequency errors noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48kHz and 44.1kHz sample rates from any common clock source when the oversampling rate of the audio system is 125fs. In systems where 128x oversampling must be used (for example with an isochronous I2S data stream) a clock synchronous to the sample rate should be used as input to the PLL (typically the I2S clock). If no isochronous source is available then the PLL can be used to obtain a clock that is accurate to within typical crystal tolerances of the real sample rate.



Example of PLL settings for 48kHz sample rates:

| f_in (MHz) | fsamp (kHz) | M | N | Р | PLL_M | PLL_N | PLL_N_MOD | PLL_P | f_out (MHz) |
|------------|-------------|------|----------|---|-------|-------|-----------|-------|-------------|
| 11 | 48 | 11 | 60 | 5 | 21 | 60 | 0 | 9 | 12 |
| 12 | 48 | 5 | 25 | 5 | 9 | 25 | 0 | 9 | 12 |
| 12.288 | 48 | 4 | 19.53125 | 5 | 7 | 19 | 17 | 9 | 12 |
| 13 | 48 | 13 | 60 | 5 | 25 | 60 | 0 | 9 | 12 |
| 14.4 | 48 | 9 | 37.5 | 5 | 17 | 37 | 16 | 9 | 12 |
| 16.2 | 48 | 27 | 100 | 5 | 53 | 100 | 0 | 9 | 12 |
| 16.8 | 48 | 14 | 50 | 5 | 27 | 50 | 0 | 9 | 12 |
| 19.2 | 48 | 13 | 40.625 | 5 | 25 | 40 | 20 | 9 | 12 |
| 19.44 | 48 | 27 | 100 | 6 | 53 | 100 | 0 | 11 | 12 |
| 19.68 | 48 | 20.5 | 62.5 | 5 | 40 | 62 | 16 | 9 | 12 |
| 19.8 | 48 | 16.5 | 50 | 5 | 32 | 50 | 0 | 9 | 12 |

Example PLL settings for 44.1kHz sample rates:

| f_in (MHz) | fsamp (kHz) | М | N | Р | PLL_M | PLL_N | PLL_N_MOD | PLL_P | f_out (MHz) |
|------------|-------------|------|----------|---|-------|-------|-----------|-------|-------------|
| 11 | 44.1 | 11 | 55.125 | 5 | 21 | 55 | 4 | 9 | 11.025000 |
| 11.2896 | 44.1 | 8 | 39.0625 | 5 | 15 | 39 | 2 | 9 | 11.025000 |
| 12 | 44.1 | 5 | 22.96875 | 5 | 9 | 22 | 31 | 9 | 11.025000 |
| 13 | 44.1 | 13 | 55.125 | 5 | 25 | 55 | 4 | 9 | 11.025000 |
| 14.4 | 44.1 | 12 | 45.9375 | 5 | 23 | 45 | 30 | 9 | 11.025000 |
| 16.2 | 44.1 | 9 | 30.625 | 5 | 17 | 30 | 20 | 9 | 11.025000 |
| 16.8 | 44.1 | 17 | 55.78125 | 5 | 33 | 55 | 25 | 9 | 11.025000 |
| 19.2 | 44.1 | 16 | 45.9375 | 5 | 31 | 45 | 30 | 9 | 11.025000 |
| 19.44 | 44.1 | 13.5 | 38.28125 | 5 | 26 | 38 | 9 | 9 | 11.025000 |
| 19.68 | 44.1 | 20.5 | 45.9375 | 4 | 40 | 45 | 30 | 7 | 11.025000 |
| 19.8 | 44.1 | 11 | 30.625 | 5 | 21 | 30 | 20 | 9 | 11.025000 |

These tables cover the most common applications, obtaining clocks for sample rates such as 22.05kHz and 192kHz should be done by changing the P divider value or the R divider in the clock configuration diagram.

If the user needs to obtain a clock unrelated to those described above, the following method is advised. An example of obtaining 11.2896 from 12.000MHz is shown below.

Further Notes on PLL Programming (Continued)

Choose a small range of P so that the VCO frequency is swept between 45 and 55MHz (or 60-80MHz if VCOFAST is used). Remembering that the P divider can divide by half integers. So for P = $4.0 \rightarrow 7.0$ sweep the M inputs from $2.5 \rightarrow 24$. The most accurate N and N_MOD can be calculated by:

N = FLOOR(((Fout/Fin)*(P*M)),1)

 $N_MOD = ROUND(32*((((Fout)/Fin)*(P*M)-N),0)$

This shows that setting M = 11.5, N = 75 $N_{MOD} = 47$ P = 7 gives a comparison frequency of just over 1MHz, a VCO frequency of just under 80MHz (so VCO_FAST must be set) and an output frequency of 11.289596 which gives a sample rate of 44.099985443kHz, or accurate to 0.33 ppm.

Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used in the above mode. The I2S should be master on the LM4934 so that the data source can support appropriate SRC as required. This method should only be used with data being read on demand to eliminate sample rate mismatch problems.

Where a system clock exists at an integer multiple of the required DAC clock rate it is preferable to use this rather than the PLL. The LM4934 is designed to work in 8,12,16,24,32, and 48kHz modes from a 12MHz clock without the use of the PLL. This saves power and reduces clock jitter.


Clock Configuration Register

This register is used to control the multiplexers and clock R divider in the clock module.

CLOCK (09h) (Set = logic 1, Clear = logic 0)

| Bits | Register | Description | | | |
|------|---------------|----------------------------|-----------------------------|--|--|
| 0 | FAST_CLOCK | If set master cloc | k is divided by two. | | |
| | | FAST_CLOCK | MCLK Frequency | | |
| | | 0 | Normal | | |
| | | 1 | Divided by 2 | | |
| 1 | PLL_INPUT | Programs the PLL inp | out multiplexer to select: | | |
| | | PLL_INPUT | PLL Input Source | | |
| | | 0 | MCLK | | |
| | | 1 | I2S Input Clock | | |
| | | Selects which clock is pas | sed to the audio sub-system | | |
| | | DAC_CLK_SEL | DAC Sub-system | | |
| 2 | AUDIO_CLK_SEL | | Input Source | | |
| | | 0 | PLL Input | | |
| | | 1 | PLL Output | | |
| 3 | PLL_ENABLE | If set enables the PL | L. (MODES 4-7 only) | | |
| 7:4 | R_DIV | Programs the R divider | | | |
| | | R_DIV | Divide Value | | |
| | | 0000 | 1 | | |
| | | 0001 | 1 | | |
| | | 0010 | 1.5 | | |
| | | 0011 | 2 | | |
| | | 0100 | 2.5 | | |
| | | 0101 | 3 | | |
| | | 0110 | 3.5 | | |
| | | 0111 | 4 | | |
| | | 1000 | 4.5 | | |
| | | 1001 | 5 | | |
| | | 1010 | 5.5 | | |
| | | 1011 | 6 | | |
| | | 1100 | 6.5 | | |
| | | 1101 | 7 | | |
| | | 1110 | 7.5 | | |
| | | 1111 | 8 | | |

Clock Configuration Register (Continued)



By default the stereo DAC operates at 250*fs, i.e. 12.000MHz (at the clock generator input clock) for 48kHz data. It is expected that the PLL be used to drive the audio system unless a 12.000MHz master clock is supplied. The PLL can also use the I2S clock input as a source. In this case, the audio DAC uses the clock from the output of the PLL.

Common Clock Settings for the DAC

The DAC can work in 4 modes, each with different oversampling rates, 125,128,64 & 32. In normal operation 125x oversampling provides for the simplest clocking solution as it will work from 12.000MHz (common in most systems with Bluetooth or USB) at 48kHz exactly. The other modes are useful if data is being provided to the DAC from an uncontrollable isochronous source (such as a CD player, DAB, or other external digital source) rather than being decoded from memory. In this case the PLL can be used to derive a clock for the DAC from the I2S clock.

The DAC oversampling rate can be changed to allow simpler clocking strategies, this is controlled in the DAC SETUP register but the oversampling rates are as follows:

| DAC MODE | Oversampling Ratio Used |
|----------|-------------------------|
| 00 | 125 |
| 01 | 128 |
| 10 | 64 |
| 11 | 32 |

The following table describes the clock required at the clock generator input for various clock sample rates in the different DAC modes:

| Fs (kHz) | DAC Oversampling Ratio | Required CLock at DAC Clock Generator Input (MHz) |
|----------|------------------------|---|
| 8 | 125 | 2 |
| 8 | 128 | 2.048 |
| 11.025 | 125 | 2.75625 |
| 11.025 | 128 | 2.8224 |
| 12 | 125 | 3 |
| 12 | 128 | 3.072 |
| 16 | 125 | 4 |
| 16 | 128 | 4.096 |
| 22.05 | 125 | 5.5125 |
| 22.05 | 128 | 5.6448 |
| 24 | 125 | 6 |
| 24 | 128 | 6.144 |
| 32 | 125 | 8 |
| 32 | 128 | 8.192 |

Common Clock Settings for the DAC (Continued)

| Fs (kHz) | DAC Oversampling Ratio | Required CLock at DAC Clock Generator Input (MHz) |
|----------|------------------------|---|
| 44.1 | 125 | 11.025 |
| 44.1 | 128 | 11.2896 |
| 48 | 125 | 12 |
| 48 | 128 | 12.288 |
| 88.2 | 64 | 11.2896 |
| 96 | 64 | 12.288 |
| 176.4 | 32 | 22.5792 |
| 192 | 32 | 24.576 |

Methods for producing these clock frequencies are described in the PLL section.

The R divider can be used when the master clock is exactly 12.00 MHz in order to generate different sample rates. The Table below shows different sample rates supported from 12.00MHz by using only the R divider and disabling the PLL. In this way we can save power and the clock jitter will be low.

| R_DIV | Divide Value | DAC Clock Generator Input Frequency <mhz></mhz> | Sample Rate Supported <khz></khz> |
|-------|--------------|---|-----------------------------------|
| 11 | 6 | 2 | 8 |
| 9 | 5 | 2.4 | 9.6 |
| 7 | 4 | 3 | 12 |
| 5 | 3 | 4 | 16 |
| 4 | 2.5 | 4.8 | 19.2 |
| 3 | 2 | 6 | 24 |
| 2 | 1.5 | 8 | 32 |
| 0 | 1 | 12 | 48 |

The R divider can also be used along with the P divider in order to create the clock needed to support low sample rates.

DAC Setup Register

This register is used to configure the basic operation of the stereo DAC.

DAC_SETUP (0Eh) (Set = logic 1, Clear = logic 0)

| Bits | Register | Description | | | | |
|------|------------|--|--------------|------------|--------------------------|--|
| 1:0 | DAC_MODE | _MODE | | | of 4 oversampling modes. | |
| | | The modes are described as follows: | | | | |
| | | DAC_MODE | Oversampling | Typical FS | Clock Required | |
| | | | Rate | | | |
| | | 00 | 125 | 48KHz | 12.000MHz (USB | |
| | | | | | Mode) | |
| | | 01 | 128 | 44.1KHz | 11.2896MHz | |
| | | | | 48KHz | 12.288MHz | |
| | | 10 | 64 | 96KHz | 12.288MHz | |
| | | 11 | 32 | 192KHz | 24.576MHz | |
| 2 | MUTE_L | Mutes the left DAC channel on the next zero crossing. | | | | |
| 3 | MUTE_R | Mutes the right DAC channel on the next zero crossing. | | | | |
| 4 | DITHER_OFF | If set the dither in DAC is disabled. | | | | |
| 5 | DITHER | If set the dither in DAC is enabled all the time. | | | | |
| | ALWAYS_ON | | | | | |
| 6 | CUST_COMP | If set the DAC frequency response can be programmed manually via a 5 tap FIR | | | | |
| | | "compensation" filter. This can be used to enhance the frequency response of | | | | |
| | | small loudspeakers or provide a crude tone control. The compensation | | | | |
| | | Coefficients can be set by using registers 10h to 15h. | | | | |

Interface Control Register


This register is used to control the I2S and I2C compatible interface on the chip.

INTERFACE (0Fh) (Set = logic 1, Clear = logic 0)


| Bits | Register | Description |
|------|------------------|---|
| 0 | I2S_MASTER_SLAVE | If set the LM4934 acts as a master |
| | | for I2S, so both I2S clock and I2S |
| | | word select are configured as |
| | | outputs. If cleared the LM4934 acts |
| | | as a slave where both I2S clock and |
| | | word select are configured as inputs. |
| 1 | I2S_RESOLUTION | If set the I2S resolution is set to 32 |
| | | bits. If clear, resolution is set to 16 |
| | | bits. This bit only affects the I2S |
| | | Interface in master mode. In slave |
| | | mode the I2S Interface can support |
| | | any I2S compatible resolution. In |
| | | master mode the I2S resolution also |
| | | depends on the DAC mode as the |
| | | note below explains. |
| 2 | I2S_MODE | If set the I2S is configured in left |
| | | justified mode timing. If clear, the |
| | | I2S interface is configured in normal |
| | | I2S mode timing. |
| 3 | I2C_FAST | If set enables the I2C to run in fast |
| | | mode with an I2C clock up to |
| | | 3.4MHz. If clear the I2C speed gets |
| | | its default value of a maximum of |
| | | 400kHz |

NOTES:

The master I2S format depends on the DAC mode. In USB mode the number of bits per word is 25 (i.e. 2.4MHz for a 48kHz sample rate). The duty cycle is 40/60. In non-USB modes the format is 32 or 16 bits per word, depending on I2S_RESOLTION and the duty cycle is always 50-50. In slave mode it will decode any I2S compatible data stream.



Interface Control Register (Continued)



Left Justified Mode Timing

FIR Compensation Filter Configuration Registers


These registers are used to configure the DAC's FIR compensation filter. Three 16 bit coefficients are required and must be programmed via the I2C/SPI Interface in bytes as follows:

COMP_COEFF (10h \rightarrow 15h) (Set = logic 1, Clear = logic 0)

| Address | Register | Description |
|---------|-----------------|--|
| 10h | COMP_COEFF0_LSB | Bits [7:0] of the 1st and 5th FIR tap (C0 and C4) |
| 11h | COMP_COEFF0_MSB | Bits [15:8] of the 1st and 5th FIR tap (C0 and C4) |
| 12h | COMP_COEFF1_LSB | Bits [7:0] of the 2nd and 4th FIR tap (C1 and C3) |
| 13h | COMP_COEFF1_MSB | Bits [15:8] of the 2nd and 4th FIR tap (C1 and C3) |
| 14h | COMP_COEFF2_LSB | Bits [7:0] of the 3rd FIR tap (C2) |
| 15h | COMP_COEFF2_MSB | Bits [15:8] of the 3rd FIR tap (C2) |

NOTES

The filter must be phase linear to ensure the data keeps the correct stereo imaging so the second half of the FIR filter must be the reverse of the 1st half.



If the CUST_COMP option in register 0Eh is not set the FIR filter will use its default values for a linear response from the DAC into the analog mixer, these values are:


| DAC_OSR | C0, C4 | C1, C3 | C2 |
|------------|--------|--------|-------|
| 00 | 68 | -412 | 28526 |
| 01, 10, 11 | 112 | -580 | 27551 |

If using 96 or 192kHz data then the custom compensation may be required to obtain flat frequency responses above 24kHz. The total power of any custom filter must not exceed


that of the above examples or the filters within the DAC will clip. The coefficient must be programmed in 2's complement.

Typical Performance Characteristics


THD+N vs Frequency 3V Lineout, R $_{\rm L}$ = 10k $\Omega,$ V $_{\rm O}$ = 850mV




THD+N vs Frequency 3V HP Out, R_L = 16 Ω , P_O = 20mW



THD+N vs Frequency 5V EP, $R_L = 32\Omega$, $P_O = 40$ mW




THD+N vs Frequency 3V EP Out, R_L = 32 Ω , P_O = 20mW




20166921

THD+N vs Frequency 3V LS Out, $R_L = 8\Omega$, $P_O = 200$ mW





20166923

THD+N vs Frequency 5V HP Out, $R_L = 16\Omega$, $P_O = 60$ mW




20166926







THD+N vs Output Power 3V EP Out, $R_L = 16\Omega$, f = 1kHz




THD+N vs Output Power 3V HP Out, $R_L = 16\Omega$, f = 1kHz




THD+N vs Frequency 5V LS Out, R_L = 8 Ω , P_O = 500mW



THD+N vs Output Power 3V EP Out, $R_L = 32\Omega$, f = 1kHz




THD+N vs Output Power 3V HP Out, R $_{L}$ = 32 $\!\Omega,$ f = 1kHz




201669K1


THD+N vs Output Power 3V LS Out, $R_L = 8\Omega$, f = 1kHz




THD+N vs Output Power 5V EP Out, $R_L = 32\Omega$, f = 1kHz



THD+N vs Output Power 5V HP Out, R_{L} = 32 $\!\Omega,$ f = 1kHz




THD+N vs Output Power 5V EP Out, $R_L = 16\Omega$, f = 1 kHz




201669K2

THD+N vs Output Power 5V HP Out, $R_L = 16\Omega$, f = 1kHz




201669K4


THD+N vs Output Power 5V LS Out, $R_L = 8\Omega$, f = 1kHz




20166919




THD+N vs I2S Level Line Out



PSRR vs Frequency 3V EP Out Mode 1




THD+N vs I2S Level HP Out




201669B2

THD+N vs I2S Level LS Out



201669B4

PSRR vs Frequency 3V EP Out Mode 4




20166905

3V HP Out Mode 2 -10 -20 -30 -40 PSRR (dB) -50 -60 -70 -80 -90 -100 20 100 1k 10k 100k FREQUENCY (Hz)


PSRR vs Frequency

PSRR vs Frequency 3V Line Out Mode 1


20166906



PSRR vs Frequency 3V LS Out Mode 2




PSRR vs Frequency 3V HP Out Mode 4




20166908


PSRR vs Frequency 3V Line Out Mode 4



PSRR vs Frequency 3V LS Out Mode 4




20166912







20166913




PSRR vs Frequency 5V LS Out Mode 4




PSRR vs Frequency 5V HP Out Mode 4



PSRR vs Frequency 5V Line Out Mode 4




PSRR vs Frequency 5V LS Out Mode 2




20166918


XTalk vs Frequency 5V HP Out Mode 2, ${\rm R_L}$ = 32 $\!\Omega,$ 1V $_{\rm RMS},$ SE




Output Power vs Supply Voltage EP Out, $R_L = 32\Omega$, 1% THD+N



Output Power vs Supply Voltage LS Out, $R_L = 8\Omega$, 1% THD+N




% XTalk vs Frequency 5V LS Out Mode 2, R_{L} = $8\Omega,\,1V_{RMS}$



201669B6

Output Power vs Supply Voltage HP Out, R_L = 32 Ω , 1% THD+N



201669J1

Application Information

I2S

The LM4934 supports both master and slave I2S transmission at either 16 or 32 bits per word at clock rates up to 3.072MHz (48kHz stereo, 32bit). The basic format is shown below:




FIGURE 5.

National Semiconductor 3D Audio Enhancement

The LM4934 utilizes a programmable gain version of National Semiconductor's 3D audio enhancement circuit. This allows 3D gain only (not frequency response) to be controlled via I2C/SPI in the National 3D Enhancement Level Select registers (3D1 and 3D0). Also, this circuit uses the same 3D path for both the headphone and stereo loudspeaker outputs, so the 3D effect remains constant when switching from headphone to stereo loudspeaker outputs unless changed in the registers. An added benefit of this is that the gain of the original signal is unaffected when 3D is turned on/off.

3D gain is established internally with R_{3D} (approximately $30k\Omega$) and externally with C_{3D} . Typical values for C_{3D} are around $0.22\mu F$, but may varied for altered 3D response.

Gain Considerations

When using the mixer and 2,3,4, or 5 channels are summed into the stereo output (headphone or speaker), the gain of each individual input is automatically reduced by 1/N, where N is the number of channels being summed. This has the effect of maintaining the total signal output level for different modes (i.e.; when LIN and RIN are summed for a mono output, gain for RIN and LIN will each be reduced by 6dB). This is not true for mono output modes, like EP and lineout. For these cases, stereo inputs are treated as one input with a -6dB gain for each input before summing this with a mono input. An example of relative output levels for each mode is given below:

| Mode | Mono Out | Stereo R Out | Stereo L Out |
|------|-----------------------------------|--------------|--------------|
| 1 | M | M | M |
| 2 | (AL/2)+(AR+2) | AR | AL |
| 3 | [M+(AL/2)+(AR/2)]/2 | (M+AR)/2 | (M+AL)/2 |
| 4 | (DL/2)+(DR/2) | DR | DL |
| 5 | [(AL/2)+(AR/2)+(DL/2)+(DR/2)]/2 | (AR+DR)/2 | (AL+DL)/2 |
| 6 | [M+(AL/2)+(AR/2)+(DL/2)+(DR/2)]/2 | (M+AR+DR)/3 | (M+AL+DL)/3 |
| 7 | [M+(DL/2)+(DR/2)]/2 | (M+DR)/2 | (M+DL)/2 |

LM4934 Demoboard Operation

Board Layout

Digital Supplies

JP14 — Digital Power DVDD

JP14 — I/O Power IOVDD

JP14 — PLL Supply PLLVDD

JP14 — USB Board Supply BBVDD

JP14 — I2C VDD

All supplies may be set independently. All digital ground is common. Jumpers may be used to connect all the digital supplies together.

S9 - connects VDD_PLL to VDD_D

S10 - connects VDD_D to VDD_IO

S11 - connects VDD_IO to VDD_I2C

Application Information (Continued)

S12 - connects VDD_I2C to Analog VDD

S17 - connects BB_VDD to USB3.3V (from USB board)

S19 - connects VDD_D to USB3.3V (from USB board)

S20 - connects VDD_D to SPDIF receiver chip

Analog Supply

JP11 — Analog Supply

S12 — connects Analog VDD with Digital VDD (I2C_VDD)

S16 — connects Analog Ground with Digital Ground

S21 — connects Analog VDD to SPDIF receiver chip

Inputs

Analog Inputs

JP2 - Mono Input

JP6 - Left Input

JP7 - Right Input

Digital Inputs

JP19 — Digital Interface

Pin 1 — MCLK

Pin 2 — I2S CLK

Pin 3 — I2S_DATA

Pin 4 — I2S_WS

JP20 - Toslink SPDIF Input

JP21 — Coaxial SPDIF Input

Coaxial and Toslink inputs may be toggled between by use of S25. Only one may be used at a time. Must be used in conjunction with on-board SPDIF receiver chip.

Outputs

JP4 — Right BTL Loudspeaker Output

JP5 — Left BTL Loudspeaker Output

JP1 — Left Headphone Output (Single-Ended or OCL)

JP3 — Right Headphone Output (Single-Ended or OCL)

P1 — Stereo Headphone Jack (Same as JP1, JP2, Single-Ended or OCL)

JP12 — Mono BTL Earpiece Output

JP8 — Single-Ended Line Level Output

Control Interface

X1, X2 - USB Control Bus for I2C/SPI

Х1

Pin 9 - Mode Select (SPI or I2C

Χ2

Pin 1 - SDA

Pin 3 - SCL

Pin 15 - ADDR/END

Pin 14 - USB5V

Pin 16 - USB3.3V

Pin 16 - USB GND

Application Information (Continued)

Miscellaneous

I2S Bus Select

S23, S24, S26, S27 – I2S Bus select. Toggles between on-board and external I2S (whether on-board SPDIF receiver is used). All jumpers must be set the same. Jumpers on top two pins selects external bus (JP19). Jumpers on bottom two pins selects on-board SPDIF receiver output.

Headphone Output Configuration

Jumpers S1, S2, S3, and S4 are used to configure the headphone outputs for either cap-coupled outputs or output capacitorless (OCL) mode in addition to the register control internal to the LM4934 for this feature. Jumpers S1 and S3 bypass the output DC blocking capacitors when OCL mode is required. S2 connects the center amplifer HPCOUT to the headphone ring when in OCL mode. S4 connects the center ring to GND when cap-coupled mode is desired. S4 must be removed for OCL mode to function properly. Jumper settings for each mode:

OCL

S1 = ON

S2 = ON

S3 = ON

S4 = OFF

Cap-Coupled

S1 = OFF

S2 = OFF

S3 = OFF

S4 = ON

PLL Filter Configuration

The LM4934 demo board comes with a simple filter setup by connecting jumpers S5 and S6. Removing these and connecting jumpers S7 and S8 will allow for an alternate PLL filter configuration to be used at R2 and C23.

On-Board SPDIF Receiver

The SPDIF receiver present on the LM4934 demo board allows quick demonstration of the capabilities of the LM4934 by using the common SPDIF output found on most CD/DVD players today. There are some limitations in its useage, as the receiver will not work with digital supplies of less than 3V and analog supplies of less than 4V. This means low analog supply voltage testing of the LM4934 must be done on the external digital bus.

The choice of using on-board or external digital bus is made usign jumpers S23, S24, S26, and S27 as described above.


S25 selects whether the Toslink or Coaxial SPDIF input is used. The top two pins connects the toslink, the bottom two connect the coaxial input.

Power on the digital side is routed through S20 (connecting to the other digital supplies), while on the analog side it is interrupted by S21. Both jumpers must be in place for the receiver to function. The part is already configured for I2S standard outputs. Jumper S28 allows the DATA output to be pulled either high or low. Default is high (jumper on right two pins).

It may be necessary to quickly toggle S29 to reset the receiver and start it working upon initial power up.. A quick short across S29 should clear this condition.

LM4934 I²C/SPI Interface Software

Convenient graphical user interface software is available for demonstration puroposes of the LM4934. It allows for either SPI or I²C control via either USB or parallel port connections to a Windows computer. Control options include all mode and output settings, volume controls, PLL and DAC setup, FIR setting and on-the-fly adjustment by an easy to use graphical interface. An advanced option is also present to allow direct, register-level commands. Software is available from www.national.com and is compatible with Windows operating systems of Windows98 or more (with USB support) with the latest .NET updates from Microsoft.




Revision History

| Rev | Date | Description |
|-----|----------|--|
| 1.0 | 9/22/05 | Started D/S by copying LM4931 |
| | | (DS201009). Did major edits. |
| 1.1 | 9/27/05 | Input some text/Typical/Limits on the EC |
| | | tables. |
| 1.2 | 10/6/05 | Added table 1, 2, and 3. Input some text |
| | | edits also. |
| 1.3 | 10/11/05 | Input more edits. |
| 1.4 | 10/12/05 | First WEB release of the D/S. |
| 1.5 | 10/13/05 | D/S was taken out of the WEB per |
| | | Daniel. |
| 1.6 | 10/19/05 | Text edits and curves. |
| 1.7 | 10/21/05 | Added K6 (by Diane T.), will release to |
| | | the per Daniel. |
| 1.8 | 10/24/06 | Fixed typos, then released to the WEB. |
| 1.9 | 11/10/05 | Added the internal DAC SNR (with 95dB |
| | | typ) under Key Spec and into the Digital |
| | | EC table. |
| 2.0 | 11/15/05 | Added the SNR DAC, then re-webd per |
| | | Daniel. |

WLA42XXX (Rev A)

Physical Dimensions inches (millimeters) unless otherwise noted



 $42\text{-Bump micro SMD} \\ \text{Order Number LM4934WL} \\ \text{NS Package Number WLA42MPA} \\ \text{X}_1 = 3.507 \pm 0.03 \text{mm X}_2 = 3.931 \pm 0.03 \text{ X}_3 = 0.600 \pm 0.075 \\ \end{array}$

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560