捷多邦,专业PCB打样工厂,24小时加急出货

3972

DUAL DMOS FULL-BRIDGE MICRO-STEPPING PWM MOTOR DRIVER

24 OSC VCP CHARGE CP1 SLEEP 23 CP2 22 VREG OUT_{1B} 21 OUT_{2B} I OAD LOAD 20 SUPPLY1 SUPPLY₂ VBB2 6-BIT DAC & LOGIC 6-BIT DAC & LOGIC GROUND 19 GROUND 18 GROUND GROUND SENSE1 SENSE2 17 OUT_{2A} OUT1A 9 16 15 LOGIC SUPPLY STROBE 10 VDD PORT MUX 14 CLOCK 11 SERIAL REF DATA 12 13 Dwg. PP-069-3

ABSOLUTE MAXIMUM RATINGS at T_A = +25°C

V _{IN}	v _{DD} + 0.3 V
Reference Voltage, V _{REF}	
Sense Voltage (dc), V _S	500 mV
Package Power Dissipation,	

P_D **3.1** W Operating Temperature Range,

T_s..... -55°C to +150°C

Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of 150°C.

dzsc.com

Designed for pulse-width modulated (PWM) current control of bipolar microstepping stepper motors, the A3972SB is capable of continuous output currents to ± 1.5 A and operating voltages to 50 V. Internal fixed off-time PWM current-control timing circuitry can be programmed via a serial interface to operate in slow, fast, and mixed current-decay modes.

The desired load-current level is set via the serial port with two 6-bit linear DACs in conjunction with a reference voltage. The six bits of control allow maximum flexibility in torque control for a variety of step methods, from microstepping to full-step drive. Load current is set in 1.56% increments of the maximum value.

Synchronous rectification circuitry allows the load current to flow through the low $r_{DS(on)}$ of the DMOS output driver during the current decay. This feature will eliminate the need for external clamp diodes in most applications, saving cost and external component count, while minimizing power dissipation.

Internal circuit protection includes thermal shutdown with hysteresis, transient-suppression diodes, and crossover-current protection. Special power-up sequencing is not required.

The A3972SB is supplied in a 24-lead plastic DIP with a copper batwing power tab (suffix 'B'). The power tab is at ground potential and needs no electrical isolation.

FEATURES

- ±1.5 A, 50 V Continuous Output Rating
- Low r_{DS(on)} DMOS Output Drivers
- Optimized Microstepping via 6-Bit Linear DACs
- Programmable Mixed, Fast, and Slow Current-Decay Modes
- 4 MHz Internal Oscillator for Digital Timing
- Serial-Interface Controls Chip Functions
- Synchronous Rectification for Low Power Dissipation
- Internal UVLO and Thermal Shutdown Circuitry
 - Crossover-Current Protection
- Precision 2 V Reference
- Inputs Compatible with 3.3 V or 5 V Control Signals
- Sleep and Idle Modes

Always order by complete part number: **A3972SB**.



0.22 μF 0.22 μF ·---|(·-V_{REG} CP2 CP1 (22) LOGIC SUPPLY LOAD 2 V V_{CP} SUPPLY UVLO AND REGULATOR CHARGE PUMP Ð FAULT -(15) V_{DD} DETECT BANDGAP 0.22 μF V_{BB1} 5 мих 🕩 6-BIT LINEAR DAC DMOS H-BRIDGE SENSE1 V_{CP} Ş M OUT_{1A} 6 9 PROGRAMMABLE PWM TIMER OUT_{1B} OSCILATOR OSC FIXED-OFF OSC SELECT/ DIVIDER BLANK 624 MIXED DECAY SENSE1 • CLOCK (1 Ż $\overline{\overline{}}$ CONTROL SERIAL LOGIC Ó DATA (12) GATE PORT 0.1 μF ÷ DMOS H-BRIDGE DRIVE PHASE 1/2 SYNC. RECT. MODE SYNC. RECT. DISABLE 20 V_{BB2} STROBE 10 ł MODE 1/2 M ┢ SLEEP 23 OUT_{2A} 16) PROGRAMMABLE OUT_{2B} **PWM TIMER** 2 FIXED-OFF BLANK MIXED DECAY 6 . ال BUFFE REF (13 6-BIT LINEAR DAC SENSE₂ **"** Ş Ţ. 0.1 μF (6 7 18 19 GROUND Dwg. FP-050-1

FUNCTIONAL BLOCK DIAGRAM



115 Northeast Cutoff, Box 15036

Limits **Test Conditions** Characteristic Symbol Min. Units Typ. Max. Load Supply Voltage Range 15 50 V_{BB} Operating V During sleep mode 0 50 V Logic Supply Voltage Range Operating 4.5 5.5 V V_{DD} 5.0 Load Supply Current $f_{PWM} < 50 \text{ kHz}$ ____ 8.0 mΑ I_{BB} ____ Operating, outputs disabled 6.0 mΑ ____ Sleep or idle mode 20 μΑ $f_{PWM} < 50 \text{ kHz}$ Logic Supply Current 12 mΑ I_{DD} Outputs off 10 mΑ Idle mode (D0 = 1, D18 = 0)1.5 mΑ Sleep mode 100 ____ ____ μA **Output Drivers Output Leakage Current** $V_{OUT} = V_{BB}$ <1.0 50 μΑ IDSS $V_{OUT} = 0 V$ <-1.0 -50 μΑ Output On Resistance Source driver, $I_{OUT} = -1.5 \text{ A}$ 0.5 0.55 Ω r_{DS(on)} Sink driver, $I_{OUT} = 1.5 A$ 0.35 ____ 0.315 Ω Body Diode Forward Voltage VF Source diode, $I_F = 1.5 A$ 1.2 V ____ Sink diode, $I_{r} = 1.5 \text{ A}$ 1.2 V ____ ____ **Control Logic** V_{IN(1)} Logic Input Voltage 2.0 V ____ 0.8 V $V_{IN(0)}$ V_{IN} = 2.0 V Logic Input Current <1.0 20 μA $I_{IN(1)}$ V_{IN} = 0.8 V <-2.0 -20 μΑ $I_{IN(0)}$ ____ **OSC Input Frequency Range** 2.5 6.0 Divide by one ____ MHz f_{osc} (D0 =1, D13 = 0, D14 = 1) **OSC Input Duty Cycle** 40 60 % 0.20 0.40 V Input Hysterisis ΔV_{IN} ____

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{BB} = 50$ V, $V_{DD} = 5.0$ V, $V_S = 0.5$ V, $f_{PWM} < 50$ kHz (unless otherwise noted).

continued next page ...

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{BB} = 50$ V, $V_{DD} = 5.0$ V, $V_S = 0.5$ V, $f_{PWM} < 50$ kHz (unless otherwise noted).

				Lin	nits	
Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Control Logic (continued)		·				
Internal Oscillator	f _{osc}	OSC shorted to ground	3.0	4.0	5.0	MHz
		R _{osc} = 51 kΩ	3.4	4.0	4.6	MHz
DAC Accuracy (total error)	Ε _T	Relative to DAC reference buffer		±1/2		LSB
		output, D0 = 0, D17 = 0				
Reference Input Voltage Range	$V_{REF(EXT)}$		0.5		2.6	V
Reference Buffer Offset	V _{os}			±10		mV
Reference Divider Ratio	V _{REF} /V _S	D0 = 0, D18 = 0	—	8.0	_	_
		D0 = 0, D18 = 1	_	4.0		
Reference Input Current	I _{REF}	V _{REF} = 2.0 V	—	_	±0.5	μA
Internal Reference Voltage	$V_{REF(INT)}$		1.94	2.0	2.06	V
Gain (G _m) Error (note 3)	E _G	D0 = 0, D17 = 0,				
		D18 = 0, DAC = 63	_	0	±6	%
		D18 = 0, DAC = 31	-	0	±9	%
		D18 = 1, DAC = 63	-	0	±6	%
		D18 = 1, DAC = 15	-	0	±10	%
Comparator Input Offset Voltage	V _{IO}	V _{REF} = 0 V	—	±5.0	_	mV
Propagation Delay Times	t _{pd}	50% to 90%:				
	þa	PWM change to source on	500	800	1200	ns
		PWM change to source off	50	150	350	ns
		PWM change to sink on	500	800	1200	ns
		PWM change to sink off	50	150	350	ns
Crossover Dead Time	t _{dt}		300	700	900	ns
Thermal Shutdown Temperature	TJ		—	165	_	°C
Thermal Shutdown Hysteresis	ΔT_{J}		—	15	_	°C
UVLO Enable Threshold	V _{UVLO}	Increasing V _{DD}	3.9	4.2	4.45	V
UVLO Hysteresis	ΔV_{UVLO}		0.05	0.10	—	V

NOTES: 1. Typical Data is for design information only.

2. Negative current is defined as coming out of (sourcing) the specified device terminal.

3. $E_G = [(V_{REF}/Range) - V_S]/(V_{REF}/Range).$



FUNCTIONAL DESCRIPTION

Serial Interface. The A3972SB is controlled via a 3-wire (clock, data, strobe) serial port. The programmable functions allow maximum flexibility in configuring the PWM to the motor drive requirements. The serial data is written as two 19-bit words: 1 bit to select the word and 18 bits of data. The serial data is clocked in starting with D18.

Word 0 Bit Assignments

Bit	Function
D0	Word select = 0
D1	Bridge 1, DAC, LSB
D2	Bridge 1, DAC, bit 2
D3	Bridge 1, DAC, bit 3
D4	Bridge 1, DAC, bit 4
D5	Bridge 1, DAC, bit 5
D6	Bridge 1, DAC, MSB
D7	Bridge 2, DAC, LSB
D8	Bridge 2, DAC, bit 2
D9	Bridge 2, DAC, bit 3
D10	Bridge 2, DAC, bit 4
D11	Bridge 2, DAC, bit 5
D12	Bridge 2, DAC, MSB
D13	Bridge 1 phase
D14	Bridge 2 phase
D15	Bridge 1 mode
D16	Bridge 2 mode
D17	REF select
D18	Range select

D1 – D6 Bridge 1 Linear DAC. Six-bit word sets desired current level for Bridge 1. Setting all six bits to zero disables Bridge 1, with all drivers off (See current regulation section of functional description).

D7 – D12 Bridge 2 Linear DAC. Six-bit word sets desired current level for Bridge 2. Setting all six bits to zero disables Bridge 2, with all drivers off (See current regulation section of functional description).

D13 Bridge 1 Phase. This bit controls the direction of output current for Load 1.

D13	OUT _{1A}	OUT _{1B}
0	L	Н
1	Н	L

D14 Bridge 2 Phase. This bit controls the direction of output current for Load 2.

D14	OUT _{2A}	OUT _{2B}
0	L	Н
1	Н	L

D15 Bridge 1 Mode.

D15	Mode
0	Mixed-decay
1	Slow-decay

D16 Bridge 2 Mode.

•	
D16	Mode
0	Mixed-decay
1	Slow-decay

D17 REF Select. This bit determines the reference input for the 6-bit linear DACs.

D17	Reference Voltage	
0	Internal 2 V	
1	External (3 V max)	

D18 G_m Range Select. This bit determines the scaling factor (4 or 8) used.

D18	Divider	Load Current
0	1/8	I _{TRIP} = V _{DAC} /8R _S
1	1/4	$I_{\text{TRIP}} = V_{\text{DAC}}/4R_{\text{S}}$

FUNCTIONAL DESCRIPTION (continued)

Word 1 Bit Assignments

Bit	Function
D0	Word select = 1
D1	Blank-time LSB
D2	Blank-time MSB
D3	Off-time LSB
D4	Off-time bit 1
D5	Off-time bit 2
D6	Off-time bit 3
D7	Off-time MSB
D8	Fast-decay time LSB
D9	Fast-decay time bit 1
D10	Fast-decay time bit 2
D11	Fast-decay time MSB
D12	C0 oscillator control
D13	C1 oscillator control
D14	SR control bit 1
D15	SR control bit 2
D16	Reserved for testing
D17	Reserved for testing
D18	Idle mode

D1 – D2 Blank Time. These two bits set the blank time for the current-sense comparator. When a source driver turns on, a current spike occurs due to the reverse-recovery currents of the clamp diodes and/or switching transients related to distributed capacitance in the load. To prevent this current spike from erroneously resetting the source-enable latch, the sense comparator is blanked. The blank timer runs after the off-time counter to provide the programmable blanking function. The blank timer is reset when PHASE is changed.

D2	D1	Time
0	0	$4/f_{OSC}$
0	1	6/f _{OSC}
1	0	4/f _{OSC} 6/f _{OSC} 8/f _{OSC}
1	1	$12/f_{OSC}$

D3 – D7 Fixed Off Time. These five bits set the fixed offtime for the internal PWM control circuitry. Fixed off-time is defined by:

$$t_{off} = [(1 + N) \times 8/f_{OSC}] - 1/f_{OSC}$$

where N = 0....31

For example, with a master oscillator frequency of 4 MHz, the fast-decay time will be adjustable from 1.75 μ s to 63.75 μ s in increments of 2 μ s.

D8 – D11 Fast Decay Time. These four bits set the fastdecay portion of fixed off-time for the internal PWM control circuitry. The fast-decay portion is defined by:

$$t_{fd} = [(1 + N) \times 8/f_{OSC}] - 1/f_{OSC}$$

where N = 0....15

For example, with an oscillator frequency of 4 MHz, the fastdecay time will be adjustable from 1.75 μ s to 31.75 μ s in increments of 2 μ s. For t_{fd} > t_{off}, the device will effectively operate in fast-decay mode.

D12 – D13 Oscillator Control. A 4 MHz internal oscillator is used for the timing functions and charge-pump clock. If more precise control is required, an external oscillator can be input to the OSC terminal. To accommodate a wider range of system clocks, an internal divider is provided to generate the desired MO frequency according to the following table:

D13	D12	OSC
0	0	4 MHz internal clock
0	1	External clock
1	0	External clock/2
1	1	External clock/4

D14 – D15 Synchronous Rectification.

D15	D14	Synchronous Rectifier
0	0	Active
0	1	Disabled
1	0	Passive
1	1	Low side only

The different modes of operation are in the synchronous rectification section of the functional description.

D16, D17. These bits are reserved for testing and should be programmed to zero during normal operation.

D18 Idle Mode. The device can be placed in a low power "idle" mode by writing a "0" to D18. The outputs will be disabled, the charge pump will be turned off, and the device will draw a lower load supply current. The undervoltage monitor circuit will remain active. D18 should be programmed high for 1 ms before attempting to enable any output driver.

continued next page ...



115 Northeast Cutoff Box 15036

FUNCTIONAL DESCRIPTION (continued)

 V_{REG} . This internally generated supply voltage is used to run the sink-side DMOS outputs. V_{REG} is internally monitored and in the case of a fault condition, the outputs of the device are disabled. The V_{REG} pin should be decoupled with a 0.22 µF capacitor to ground.

Current Regulation. The reference voltage can be set by analog input to the REF terminal, or via the internal 2 V precision reference. The choice of reference voltage and sense resistor set the maximum trip current.

 $I_{\text{TRIPMAX}} = V_{\text{REF}} / (\text{Range x } R_{\text{S}})$

Microstepping current levels are set according to the following equations:

 $I_{TRIP} = V_{DAC} / (Range x R_S)$ $V_{DAC} = [(1 + DAC) x V_{REF}] / 64$

where DAC input code equals 1 to 63 and Range is 4 or 8 as selected by Word 0, D18. Programming the DAC input code to zero disables the bridge, and results in minimum load current.

PWM Timer Function. The PWM timer is programmable via the serial port to provide fixed off-time PWM signals to the control block. In mixed-decay mode, the first portion of the off time operates in fast decay, until the fast-decay time count is reached, followed by slow decay for the rest of the fixed off-time period. If the fast-decay time is set longer than the off-time, the device effectively operates in fast-decay mode.

Oscillator. The PWM timer is based on an oscillator input, typically 4 MHz. The A3972SB can be configured to select either a 4 MHz internal oscillator or, if more precision is required, an external clock can be connected to the OSC terminal. If an external clock is used, three internal divider choices are selectable via the serial port to allow flexibility in choosing f_{OSC} , based on available system clocks. If the internal oscillator option is used, the absolute accuracy is dependent on the process variation of resistance and capacitance. A precision resistor can be connected from the OSC terminal to V_{DD} to further improve the tolerance. The frequency will be:

$$f_{OSC} = 204 \text{ x } 10^{2} / R_{OSC}$$

If the internal oscillator is used without the external resistor, the OSC terminal should be connected to ground.

Sleep Mode. The input terminal SLEEP is dedicated to putting the device into a minimum current draw mode. When pulled low, the serial port will be reset to all zeros and all circuits will be disabled.

Shutdown. In the event of a fault due to excessive junction temperature, or low voltage on V_{CP} or V_{REG} , the outputs of the device are disabled until the fault condition is removed. At power up, or in the event of low V_{DD} , the UVLO circuit disables the drivers and resets the data in the serial port to zeros.

Synchronous Rectification. When a PWM off-cycle is triggered, either by a bridge disable command or internal fixed off-time cycle, the load current will recirculate according to the decay mode selected by the control logic. The A3972SB synchronous rectification feature will turn on the appropriate MOSFET(s) during the current decay and effectively short out the body diodes with the low $r_{DS(on)}$ driver. This will lower power dissipation significantly and can eliminate the need for external Schottky diodes for most applications.

Four distinct modes of operation can be configured with the two serial port control bits:

- **1.** Active Mode. Prevents reversal of load current by turning off synchronous rectification when a zero current level is detected.
- **2. Passive Mode.** Allows reversal of current but will turn off the synchronous rectifier circuit if the load current inversion ramps up to the current limit.
- **3. Disabled.** MOSFET switching will not occur during load recirculation. This setting would only be used with four external clamp diodes per bridge.
- 4. Low Side Only. The low-side MOSFETs will switch on during the off time to short out the current path through the MOSFET body diode. With this setting, the high-side MOSFETs will not synchronously rectify so four external diodes from output to supply are recommended. This mode is intended for use with high-power applications where it is desired to save the expense of two external diodes per bridge. In this mode, the sink-side MOSFETs are chopped during the PWM off time. In all other cases, the source-side MOSFETs are chopped in response to a PWM off command.


APPLICATIONS INFORMATION

Current Sensing. To minimize inaccuracies in sensing the I_{PEAK} current level caused by ground-trace IR drops, the sense resistor should have an independent ground return to the ground terminal of the device. For low-value sense resistors, the IR drops in the sense resistor's PCB traces can be significant and should be taken into account. The use of sockets should be avoided as they can introduce variation in R_s due to their contact resistance.

Thermal Protection. Circuitry turns off all drivers when the junction temperature reaches 165° C typically. It is intended only to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. Thermal shutdown has a hysteresis of approximately 15° C.

Serial Port Write Timing Operation. Data is clocked into a shift register on the rising edge of CLOCK signal. Normally, STROBE will be held high, and only will be brought low to initiate a write cycle. The data is written MSB first, followed by the word-select bit. Refer to serial port diagram for timing requirements.


Layout. The printed wiring board should use a heavy ground plane. For optimum electrical and thermal performance, the driver should be soldered directly onto the board. The ground side of R_s should have an individual path to the ground pin(s) of the driver. This path should be as short as physically possible and should not have any other components connected to it. The load supply pin, V_{BB} , should be decoupled with an electrolytic capacitor (>47 μ F is recommended) placed as close to the driver as is possible.



- H. Minimum Setup Sleep to Strobe Falling 50 µs



Dimensions in Inches (controlling dimesnions)




NOTES:1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.
- 4. Supplied in standard sticks/tubes of 15 devices.

Dimensions in Millimeters

(for reference only)



NOTES:1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.
- 4. Supplied in standard sticks/tubes of 15 devices.



115 Northeast Cutoff, Box 15036

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

MOTOR DRIVERS

Function	Output Ratings*		Part Number [†]
INTEGRATED CIRCUITS	FOR BRUSHLE	ESS DC MOTO	RS
3-Phase Power MOSFET Controller	_	28 V	3933
3-Phase Power MOSFET Controller	_	50 V	3932
3-Phase Power MOSFET Controller	—	50 V	7600
2-Phase Hall-Effect Sensor/Driver	400 mA	26 V	3626
Bidirectional 3-Phase Back-EMF Controller/Driver	±600 mA	14 V	8906
2-Phase Hall-Effect Sensor/Driver	900 mA	14 V	3625
3-Phase Back-EMF Controller/Driver	±900 mA	14 V	8902–A
3-Phase Controller/Drivers	±2.0 A	45 V	2936 & 2936-120
INTEGRATED BRIDGE DRIVERS	FOR DC AND B	IPOLAR STEP	PER MOTORS
Dual Full Bridge with Protection & Diagnostics	±500 mA	30 V	3976
PWM Current-Controlled Dual Full Bridge	±650 mA	30 V	3966
PWM Current-Controlled Dual Full Bridge	±650 mA	30 V	3968
PWM Current-Controlled Dual Full Bridge	±750 mA	45 V	2916
PWM Current-Controlled Dual Full Bridge	±750 mA	45 V	2919
PWM Current-Controlled Dual Full Bridge	±750 mA	45 V	6219
PWM Current-Controlled Dual Full Bridge	±800 mA	33 V	3964
PWM Current-Controlled Dual DMOS Full Bridge	±1.0 A	35 V	3973
PWM Current-Controlled Full Bridge	±1.3 A	50 V	3953
PWM Current-Controlled Dual Full Bridge	±1.5 A	45 V	2917
PWM Current-Controlled Microstepping Full Bridge	±1.5 A	50 V	3955
PWM Current-Controlled Microstepping Full Bridge	±1.5 A	50 V	3957
PWM Current-Controlled Dual DMOS Full Bridge	±1.5 A	50 V	3972
Dual Full-Bridge Driver	±2.0 A	50 V	2998
PWM Current-Controlled Full Bridge	±2.0 A	50 V	3952
DMOS Full Bridge PWM Driver	±2.0 A	50 V	3958
Dual DMOS Full Bridge	±2.5 A	50 V	3971
UNIPOLAR STEPPE			
Voice-Coil Motor Driver	±500 mA	6 V	8932–A
Voice-Coil Motor Driver	±800 mA	16 V	8958
Unipolar Stepper-Motor Quad Drivers	1 A	46 V	7024 & 7029
Unipolar Microstepper-Motor Quad Driver	1.2 A	46 V	7042
Unipolar Stepper-Motor Translator/Driver	1.25 A	50 V	5804
Unipolar Stepper-Motor Quad Driver	1.8 A	50 V	2540
Unipolar Stepper-Motor Quad Driver	1.8 A	50 V	2544
Unipolar Stepper-Motor Quad Driver	3 A	46 V	7026
Unipolar Microstepper-Motor Quad Driver	3 A	46 V	7044

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits or over-current protection voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

Also, see 3175, 3177, 3235, and 3275 Hall-effect sensors for use with brushless dc motors.



115 Northeast Cutoff, Box 15036