

Octal D-type transparent latch (3-State)

74ABT573A

FEATURES

- 74ABT573A is flow-through pinout version of 74ABT373
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- 3-State output buffers
- Common output enable
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power-up 3-State
- Power-up reset

DESCRIPTION

The 74ABT573A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}$; $\text{GND} = 0\text{V}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay Dn to Qn	$C_L = 50\text{pF}$; $V_{CC} = 5\text{V}$	2.8 3.3	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	3	pF
C_{OUT}	Output capacitance	Outputs disabled; $V_O = 0\text{V}$ or V_{CC}	6	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 5.5\text{V}$	100	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic DIP	-40°C to +85°C	74ABT573A N	74ABT573A N	SOT146-1
20-Pin plastic SO	-40°C to +85°C	74ABT573A D	74ABT573A D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT573A DB	74ABT573A DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT573A PW	74ABT573APW DH	SOT360-1

PIN CONFIGURATION



SA00185


PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	OE	Output enable input (active-Low)
2, 3, 4, 5, 6, 7, 8, 9	D0-D7	Data inputs
19, 18, 17, 16, 15, 14, 13, 12	Q0-Q7	Data outputs
11	E	Enable input (active-High)
10	GND	Ground (0V)
20	V_{CC}	Positive supply voltage

Octal D-type transparent latch (3-State)


74ABT573A

LOGIC SYMBOL (IEEE/IEC)



SA00187

LOGIC SYMBOL



SA00186

FUNCTION TABLE

\overline{OE}	E	Dn	INPUTS	INTERNAL	OUTPUTS	OPERATING MODE
			REGISTER	Q0 – Q7		
L	H	L	L	L	Enable and read register	
L	H	H	H	H		
L	\downarrow	I	L	L	Latch and read register	
L	\downarrow	h	H	H		
L	L	X	NC	NC	Hold	
H	L	X	NC	Z	Disable outputs	
H	H	Dn	Dn	Z		

H = High voltage level

h = High voltage level one set-up time prior to the High-to-Low E transition

L = Low voltage level

I = Low voltage level one set-up time prior to the High-to-Low E transition


NC = No change

X = Don't care

Z = High impedance "off" state

 \downarrow = High-to-Low E transition

LOGIC DIAGRAM



SA00188

Octal D-type transparent latch (3-State)

74ABT573A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		−0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	−18	mA
V _I	DC input voltage ³		−1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	−50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	−0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		−65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		−32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	−40	+85	°C

Octal D-type transparent latch (3-State)

74ABT573A

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS				UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$		
			Min	Typ	Max	Min		
V_{IK}	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
V_{OH}	High-level output voltage	$V_{CC} = 4.5V; I_{OH} = -3mA; V_I = V_{IL}$ or V_{IH}	2.5	2.9		2.5		V
		$V_{CC} = 5.0V; I_{OH} = -3mA; V_I = V_{IL}$ or V_{IH}	3.0	3.4		3.0		V
		$V_{CC} = 4.5V; I_{OH} = -32mA; V_I = V_{IL}$ or V_{IH}	2.0	2.4		2.0		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5V; I_{OL} = 64mA; V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V
V_{RST}	Power-up output low voltage ³	$V_{CC} = 5.5V; I_O = 1mA; V_I = GND$ or V_{CC}		0.13	0.55		0.55	V
I_I	Input leakage current	$V_{CC} = 5.5V; V_I = GND$ or $5.5V$		± 0.01	± 1.0		± 1.0	μA
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0V; V_O$ or $V_I \leq 4.5V$		± 5.0	± 100		± 100	μA
I_{PU}/I_{PD}	Power-up/down 3-State output current ⁴	$V_{CC} = 2.0V; V_O = 0.5V; V_{OE} = \text{Don't Care}; V_I = GND$ or V_{CC}		± 5.0	± 50		± 50	μA
I_{OZH}	3-State output High current	$V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL}$ or V_{IH}		5.0	50		50	μA
I_{OZL}	3-State output Low current	$V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL}$ or V_{IH}		-5.0	-50		-50	μA
I_{CEX}	Output High leakage current	$V_{CC} = 5.5V; V_O = 5.5V; V_I = GND$ or V_{CC}		5.0	50		50	μA
I_O	Output current ¹	$V_{CC} = 5.5V; V_O = 2.5V$	-40		-180	-40	-180	mA
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5V; \text{Outputs High}, V_I = GND$ or V_{CC}		100	250		250	μA
I_{CCL}		$V_{CC} = 5.5V; \text{Outputs Low}, V_I = GND$ or V_{CC}		24	30		30	mA
I_{CCZ}		$V_{CC} = 5.5V; \text{Outputs 3-State}; V_I = GND$ or V_{CC}		100	250		250	μA
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 5.5V; \text{one input at } 3.4V, \text{other inputs at } V_{CC} \text{ or GND}$		0.5	1.5		1.5	mA

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. For $V_{CC} = 2.1V$ to $V_{CC} = 5V \pm 10\%$, a transition time of up to 100 μ sec is permitted.

AC CHARACTERISTICS

 $GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT	
			$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ $V_{CC} = +5.0V \pm 0.5V$		
			Min	Typ	Max	Min		
t_{PLH} t_{PHL}	Propagation delay Dn to Qn	2	1.5 2.2	2.8 3.3	4.0 4.8	1.5 2.2	4.5 5.3	ns
t_{PLH} t_{PHL}	Propagation delay E to Qn	1	1.2 1.8	2.5 3.0	4.0 4.4	1.2 1.8	4.5 4.7	ns
t_{PZH} t_{PZL}	Output enable time to High and Low level	4 5	1.2 2.7	3.0 3.8	4.5 5.3	1.2 2.7	5.2 5.7	ns
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	4 5	1.5 1.2	2.8 2.2	4.1 3.4	1.5 1.2	4.5 3.8	ns

Octal D-type transparent latch (3-State)


74ABT573A

AC SETUP REQUIREMENTS


 $GND = 0V$, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		Min		
			Typ	Min			
$t_s(H)$ $t_s(L)$	Setup time, High or Low Dn to E	3	1.0 1.0	0.3 0.2	1.0 1.0	ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low Dn to E	3	1.0 1.0	-0.1 -0.2	1.0 1.0	ns	
$t_w(H)$	E pulse width High	1	2.0	0.7	2.0	ns	


AC WAVEFORMS

 $V_M = 1.5\text{V}$, $V_{IN} = GND$ to 3.0V 


Waveform 1. Propagation Delay, Enable to Output, and Enable Pulse Width




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 2. Propagation Delay for Data to Outputs



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level





Waveform 3. Data Setup and Hold Times

Octal D-type transparent latch (3-State)

74ABT573A

TEST CIRCUIT AND WAVEFORM



SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns

SA00012