捷多邦,专业PCB打样工厂,24小时**场队74**44VC16373A 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS755-DECEMBER 2003-REVISED MARCH 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.2 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V
 at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

			_	
1 <u>0E</u> [1	U	48	1LE
1Q1 [2		47	1D1
1Q2	3		46] 1D2
GND [4		45	GND
1Q3 [5		44	1D3
1Q4 [6		43] 1D4
V _{CC} [7		42	v_{cc}
1Q5	8		41	D5 1D5
1Q6	9		40	1D6
GND [10		39	GND
1Q7 [11		38] 1D7
1Q8 [12		37	1D8
2Q1	13		36	2D1
2Q2	14		35	2D2
GND [15		34	GND
2Q3[16		33	2D3
2Q4 [17		32	2D4
v _{cc} [18		31] v _{cc}
2Q5 [19		30	2D5
2Q6 [20		29	2D6
GND [21		28	GND
2Q7 [22		27	2D7
2Q8 [23		26	2D8
2 0E [24		25	2LE
	_		_	

ORDERING INFORMATION

TA	PACKAGE(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
180	FBGA – GRD	Tana and real	SN74LVC16373AGRDR	LD373A
	FBGA – ZRD (Pb-free)	Tape and reel	SN74LVC16373AZRDR	LD3/3A
4000 +- 0500	SSOP – DL	Tube	SN74LVC16373ADL	LVC16373A
	330F - DL	Tape and reel	SN74LVC1637 <mark>3</mark> ADLR	LVC10373A
–40°C to 85°C	TSSOP – DGG Tape and reel		SN74LVC16373ADGGR	LVC16373A
	TVSOP - DGV	Tape and reel	SN74LVC16373ADGVR	LD373A
	VFBGA – GQL	Tape and reel	SN74LVC16373AGQLR	LD373A
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVC16373AZQLR	LDS/SA

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Popplease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SN74LVC16373A 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS755-DECEMBER 2003-REVISED MARCH 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQL OR ZQL PACKAGE

		(TOP VIEW)									
	_	1	2	3	4	5	6	_			
A		_	_	000	_	_	_	$\Big]$			
В				\bigcirc							
D E		-	0	\bigcirc	_	\bigcirc	_				
F		Ó	Ō			Ö	Ō				
G				\tilde{O}				1			
H		-		\mathcal{O}	-	_	-				
J K		-	_	\bigcirc	_	_	_				
,	\							_			

TERMINAL ASSIGNMENTS(1)


	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V_{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V_{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 0E	NC	NC	NC	NC	2LE

(1) NC - No internal connection



SCAS755-DECEMBER 2003-REVISED MARCH 2005

GRD OR ZRD PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS(1)


	1	2	3	4	5	6
Α	1Q1	NC	1 OE	1LE	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V _{CC}	V _{CC}	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V _{CC}	V _{CC}	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 OE	2LE	NC	2D8


(1) NC - No internal connection

FUNCTION TABLE

I	NPUTS	3	OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Χ	Χ	Z

LOGIC DIAGRAM (POSITIVE LOGIC)





Pin numbers shown are for the DGG, DGV, and DL packages.

SN74LVC16373A 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS





Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the h	nigh-impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the h	nigh or low state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current		±50	mA	
	Continuous current through each V _{CC} or GN	Continuous current through each V _{CC} or GND			
		DGG package		70	
		DGV package		58	
θ_{JA}	Package thermal impedance (4)	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		36	
T _{stg}	Storage temperature range	Storage temperature range			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT		
\/	Supply voltage	Operating	1.65	3.6	V		
V_{CC}	Supply voltage	Data retention only	1.5		V		
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V		
		V _{CC} = 2.7 V to 3.6 V	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8			
V _I	Input voltage	,	0	5.5	V		
	Outrout valte as	High or low state	0	V_{CC}	V		
V _O	Output voltage	High-impedance state	0	5.5	v		
		V _{CC} = 1.65 V		-4			
	High lavel autout avenue	V _{CC} = 2.3 V		-8	A		
l _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA		
		V _{CC} = 3 V		-24			
		V _{CC} = 1.65 V		4			
	Laur laurel austrust ausmant	V _{CC} = 2.3 V		8	A		
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA		
		V _{CC} = 3 V		24			
Δt/Δν	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS755-DECEMBER 2003-REVISED MARCH 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP ⁽¹⁾ MA	X UNIT
	$I_{OH} = -100 \mu A$		1.65 V to 3.6 V	$V_{CC} - 0.2$		
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		
\/	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		V
V _{OH}	I - 12 mA		2.7 V	2.2		V
	$I_{OH} = -12 \text{ mA}$		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$		3 V	2.2		
	I _{OL} = 100 μA		1.65 V to 3.6 V		0.	2
	I _{OL} = 4 mA		1.65 V		0.4	5
V_{OL}	I _{OL} = 8 mA	I _{OL} = 8 mA			0.	7 V
	I _{OL} = 12 mA	2.7 V		0.	4	
	I _{OL} = 24 mA	3 V		0.5	5	
I _I	V _I = 0 to 5.5 V		3.6 V		<u>±</u>	5 μΑ
l _{off}	V_I or $V_O = 5.5 \text{ V}$		0		±1	0 μΑ
I _{OZ}	V _O = 0 to 5.5 V		3.6 V		±1	0 μΑ
	V _I = V _{CC} or GND		261/		2	0 4
I _{cc}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	$I_0 = 0$	3.6 V	20		μΑ
Δl _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V	CC or GND	2.7 V to 3.6 V		50	0 μΑ
C _i	$V_I = V_{CC}$ or GND	·	3.3 V		5	pF
C _o	V _O = V _{CC} or GND		3.3 V		6.5	pF

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This applies in the disabled state only.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = ± 0.1	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	1.6		1.2		1.7		1.7		ns
t _h	Hold time, data after LE↓	1		1.1		1.2		1.2		ns

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)		V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	0	1.5	6.4	1	4.2	1	4.9	1.6	4.2	
	LE	Q	1.5	7.1	1	4.8	1	5.3	2.1	4.6	ns
t _{en}	ŌĒ	Q	1.5	6.7	1	4.7	1	5.7	1.3	4.7	ns
t _{dis}	ŌĒ	Q	1.5	8.4	1	5	1	6.3	2.5	5.9	ns

SN74LVC16373A 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS





Operating Characteristics


T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Power dissipation capacitance	Outputs enabled	f 40 MHz	32	35	39	pF
	per latch	Outputs disabled	f = 10 MHz	4	4	6	






PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INPUTS		.,	.,			.,
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R_L	$oldsymbol{V}_{\Delta}$
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

4-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVC16373ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC16373ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16373ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16373ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16373ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16373ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16373AGQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVC16373AZQLR	ACTIVE	VFBGA	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265