WITH SCHMITT-TRIGGER INPUTS

SCLS393A - APRIL 1998 - REVISED DECEMBER 1999


- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


The 'LV123A devices are dual retriggerable monostable multivibrators designed for 2-V to 5.5-V V_{CC} operation.

These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the \overline{A} input is low and the B input goes high. In the second method, the B input is high and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear $\overline{(CLR)}$ input goes high.

SN54LV123A . . . J OR W PACKAGE SN74LV123A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV123A . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between R_{ext}/C_{ext} and V_{CC} . The output pulse duration can also be reduced by taking \overline{CLR} low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

description (continued)

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking \overline{CLR} low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

The variance in output pulse duration from device to device typically is less than $\pm 0.5\%$ for given external timing components. An example of this distribution for the 'LV123A is shown in Figure 11. Variations in output pulse width versus supply voltage and temperature are shown in Figure 7.

During power up, Q outputs will be in the high state, and \overline{Q} outputs will be in the low state. The outputs will be glitch free without applying a reset pulse.

Pin assignments for these devices are identical to those of the 'AHC123A and 'AHCT123A devices for interchangeability when allowed.

The SN54LV123A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV123A is characterized for operation from –40°C to 85°C.

For additional application information on multivibrators, see the application report *Designing With The SN74AHC123A and SN74AHCT123A*, literature number SCLA014.

FUNCTION TABLE (each multivibrator)


	-						
	NPUTS		OUTPUTS				
CLR	Ā	В	Q	Q			
L	Х	X	L	Н			
Х	Н	X	L†	H [†]			
X	Χ	L	L†	H [†]			
Н	L	\uparrow	л	T			
Н	\downarrow	Н	Л	T			
\uparrow	L	Н	л	T			

† These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.




SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.


logic diagram, each multivibrator (positive logic)





SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

input/output timing diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range in high or low state, VO (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Output voltage range in power-off state, VO (see		
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, IOK (VO < 0 or VO > VC		
Continuous output current, I_O ($V_O = 0$ to V_{CC})		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 3)		
, , , , , , , , , , , , , , , , , , , ,	. •	131°C/W
	. •	
		111°C/W
	. •	
Storage temperature range, T _{stg}	. •	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV123A, SN74LV123A **DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS** WITH SCHMITT-TRIGGER INPUTS SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

recommended operating conditions (see Note 4)

			SN54LV1	23A	SN74L	V123A	UNIT
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		V _{CC} ×0.7		V
VIH	nigii-levei iliput voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7		V _{CC} ×0.7		
		V _{CC} = 2 V		0.5		0.5	
\/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$,	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$,	√CC × 0.3		V _{CC} ×0.3	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$,	√CC×0.3		V _{CC} ×0.3	
VI	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0 6	V _{CC}	0	Vcc	V
		V _{CC} = 2 V	2	-50		-50	μΑ
lou	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	5	-2		-2	
ЮН	nigir-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	20	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2	-12		-12	
		V _{CC} = 2 V		50		50	μΑ
la.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
р.	External timing registeres	V _{CC} = 2 V	5k		5k		Ω
R _{ext}	External timing resistance	$VCC \ge 3 V$	1k		1k		22
C _{ext}	External timing capacitance		No restric	ction	No rest	triction	pF
Δt/ΔV _{CC}	Power-up ramp rate		1		1		ms/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	RAMETER	TEST CONDITIONS		SN54	LV123A		SN74	LV123A		UNIT
	RAWETER	TEST CONDITIONS	v _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
\ _{\/} \(\)		I _{OH} = -2 mA	2.3 V	2			2			V
VOH		I _{OH} = -6 mA	3 V	2.48			2.48			V
		I _{OH} = -12 mA	4.5 V	3.8			3.8			
		I _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1	
\ \/ a.		$I_{OL} = 2 \text{ mA}$	2.3 V			0.4			0.4	V
VOL		$I_{OL} = 6 \text{ mA}$	3 V		3	0.44			0.44	V
		I _{OL} = 12 mA	4.5 V		Ĭ,	0.55			0.55	
	R _{ext} /C _{ext} †	$V_I = V_{CC}$ or GND	2 V to 5.5 V		17	±2.5			±2.5	
l _l	- B 1015	V V or CND	0 V	ė		±1			±1	μΑ
	\overline{A} , B, and \overline{CLR}	$V_I = V_{CC}$ or GND	5.5 V	Ş		±1			±1	
Icc	Quiescent	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	000		20			20	μΑ
			2.3 V	Q.		220			220	
	Active state	$V_I = V_{CC}$ or GND,	3 V			280			280	^
ICC	(per circuit)	$R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V			650			650	μΑ
			5.5 V			975			975	
l _{off}		V_I or $V_O = 0$ to 5.5 V	0 V						5	μΑ
C.		VI – Voo or CND	3.3 V		1.9			1.9		n.E
Ci		V _I = V _{CC} or GND	5 V		1.9			1.9		pF

[†] This test is performed with the terminal in the off-state condition.

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			TEST CO	TEST CONDITIONS		T _A = 25°C			SN54LV123A		SN74LV123A	
			TEST CONDITIONS -		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse	CLR			6			6.5		6.5		no
ιw	duration	A or B trigger			6			6.5	10,00	6.5		ns
	Dulas vatris		P - 1 kO	C _{ext} = 100 pF	‡	94		Φ.	1/1/2	‡		ns
t _{rr}	Pulse retrig	ger time	$R_{\text{ext}} = 1 \text{ k}\Omega$	C _{ext} = 0.01 μF	‡	2		¢‡		‡		μs

[‡] See retriggering data in the *application information* section.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			TEST CO	TEST CONDITIONS		T _A = 25°C			SN54LV123A		/123A	UNIT
			TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse	CLR			5			5		5		no
t _W	duration	A or B trigger	1		5			5	M	5		ns
Γ.	Dula a satisfa		B 4160	C _{ext} = 100 pF	‡	76		Φ		‡		ns
t _{rr}	Pulse retrig	ger time	$R_{ext} = 1 k\Omega$	C _{ext} = 0.01 μF	‡	1.8		(‡		‡		μS

[‡] See retriggering data in the application information section.



SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			TEST CONDITIONS		T _A = 25°C			SN54LV123A		SN74LV123A		UNIT
TEST CONDITIONS		DINDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
	Pulse	CLR			5			5		5		no
ιw	duration	A or B trigger			5			5	10,71	5		ns
	Dulaa satsia		D 1 kO	C _{ext} = 100 pF	†	59		Φ.	7/1	†		ns
trr	Pulse retrig	ger time	$R_{ext} = 1 k\Omega$	$C_{ext} = 0.01 \ \mu F$	†	1.5		¢†		†		μs

[†] See retriggering data in the application information section.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TEST	T,	_A = 25°C	;	SN54L	/123A	SN74L	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or Q			14.5*	31.4*	1*	37*	11	37	
t _{pd}	CLR	Q or Q	C _L = 15 pF		13*	25*	1*	29.5*	1	29.5	ns
	CLR trigger	Q or Q			15.1*	33.4*	1*	39*	1	39	
	A or B	Q or Q			16.6	36	1	42	1	42	
t _{pd}	CLR	Q or Q	$C_L = 50 pF$		14.7	32.8	1	34.5	1	34.5	ns
	CLR trigger	Q or Q			17.4	38	1	44	1	44	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		197	260	Jongo	320		320	ns
t _W ‡		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
∆t _W §			C _L = 50 pF		±1						%

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $[\]ddagger$ t_W = Duration of pulse at Q and \overline{Q} outputs $\S \Delta t_W$ = Output pulse duration variation (Q and \overline{Q}) between circuits in same package

SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TEST	T,	_A = 25°C	;	SN54L\	/123A	SN74L	V123A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Ā or B	Q or Q			10.2*	20.6*	1*	24*	1	24	
^t pd	CLR	Q or Q	C _L = 15 pF		9.3*	15.8*	1*	18.5*	1	18.5	ns
	CLR trigger	Q or Q			10.6*	22.4*	1*	26*	1	26	
	A or B	Q or Q			11.8	24.1	1	27.5	1	27.5	
^t pd	CLR	Q or Q	C _L = 50 pF		10.5	19.3	1	22	1	22	ns
	CLR trigger	Q or Q			12.3	25.9	1	29.5	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		182	240	DOUCE	300		300	ns
_{tw} †		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
∆t _W ‡			C _L = 50 pF		±1						%

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TEST	T,	չ = 25°C	;	SN54L\	/123A	SN74L	V123A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Ā or B	Q or $\overline{\mathbb{Q}}$			7.1*	12*	1*	14*	1	14	
t _{pd}	CLR	Q or Q	C _L = 15 pF		6.5*	9.4*	1*	11*	1	11	ns
	CLR trigger	Q or $\overline{\mathbb{Q}}$			7.4*	12.9*	1*	15*	1	15	
	A or B	Q or Q			8.3	14	1	16	1	16	
t _{pd}	CLR	Q or Q	C _L = 50 pF		7.4	11.4	1	13	1	13	ns
	CLR trigger	Q or Q			8.7	14.9	1 ,	17	1	17	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		167	200	Jongo	240		240	ns
_{tw} †		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
∆t _W ‡					±1						%

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $[\]dagger t_W = Duration of pulse at Q and <math>\overline{Q}$ outputs

 $^{^{\}ddagger}\Delta t_{W}$ = Output pulse duration variation (Q and \overline{Q}) between circuits in same package

 $[\]dagger t_W = Duration of pulse at Q and <math>\overline{Q}$ outputs

 $^{^{\}ddagger}\Delta t_W$ = Output pulse duration variation (Q and \overline{Q}) between circuits in same package

SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS			UNIT
C .	Power dissination consoitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	44	pF
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF},$	I = IU WINZ	5 V	49	PΓ

PARAMETER MEASUREMENT INFORMATION From Output Test Point **Under Test** VCC Inputs or 50% V_{CC} (see Note A) 50% V_{CC} **Outputs VOLTAGE WAVEFORMS LOAD CIRCUIT PULSE DURATION** Input A 50% V_{CC} (see Note B) 0 V Input CLR 50% V_{CC} VCC (see Note B) Input B 0 V 50% V_CC (see Note B) ^tPHL tPLH. — v_{он} In-Phase 50% V_{CC} ۷он In-Phase 50% V_CC Output 50% V_{CC} VOL Output v_{OL} tPHL **tPLH** tPHL -۷он Vон Out-of-Phase **Out-of-Phase** 50% V_CC 50% V_{CC} 50% V_{CC} Output Output VOL VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS DELAY TIMES DELAY TIMES**

- NOTES: A. C_I includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

APPLICATION INFORMATION

caution in use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and C_{ext} and R_{ext}/C_{ext} terminals as short as possible.

power-down considerations

Large values of C_{ext} may cause problems when powering down the 'LV123A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC} \times C_{ext}/30$ mA. For example, if $V_{CC} = 5$ V and $C_{ext} = 15$ pF, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \times (15 \text{ pF})/30$ mA = 2.5 ms. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V_{CC} to zero occurs, the 'LV123A may sustain damage. To avoid this possibility, use external clamping diodes.

output pulse duration

The output pulse duration, t_W , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 2.




Figure 2. Timing-Component Connections

The pulse duration is given by:

$$t_w = K \times R_T \times C_T$$

$$if \ C_T \ is \geq 1000 \ pF, \ K = 1.0$$
 or

if C_T is < 1000 pF, K can be determined from Figure 9

where:

tw = pulse duration in ns

 R_T = external timing resistance in $k\Omega$

C_T = external capacitance in pF

K = multiplier factor

Equation 1 and Figures 5 or 6 can be used to determine values for pulse duration, external resistance, and external capacitance.



SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

APPLICATION INFORMATION

retriggering data

The minimum input retriggering time (t_{MIR}) is the minimum time required after the initial signal before retriggering the input. After t_{MIR} , the device retriggers the output. Experimentally, it also can be shown that, to retrigger the output pulse, the two adjacent input signals should be t_{MIR} apart, where $t_{MIR} = 0.30 \times t_{W}$. The retrigger pulse duration is calculated as shown in Figure 3.





Figure 3. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output. This is illustrated in Figure 4.




 t_{MRT} = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output t_{MRT} = 15 ns

Figure 4. Input/Output Requirements



SCLS393A – APRIL 1998 – REVISED DECEMBER 1999

APPLICATION INFORMATION[†]



VARIATION IN OUTPUT PULSE DURATION





Figure 7


[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.





SCLS393A - APRIL 1998 - REVISED DECEMBER 1999

APPLICATION INFORMATION[†]









[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated