查询SN74LVC863ADB供应商

专业PCB打样工厂,24小时加急SM74LVC863A 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS310G - MARCH 1993 - REVISED JUNE 1998

- EPIC[™] (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) DZSC.COM Packages

DB, DW, OR PW PACKAGE (TOP VIEW)								
DEBA1 [A1 [A2] A3 [A3] A4 [A5] A6 [A7] A8 [A9] DEBA2 [GND]	1 2 3 4 5 6 7 8 9 10 11	24 23 22 21 20 19 18 17 16 15 14 13	V _{CC} B1 B2 B3 B4 B5 B6 B7 B8 B9 OEAB2 OEAB1					

description

This 9-bit bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC863A is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. WWW.DZSC.COM

The SN74LVC863A is characterized for operation from -40°C to 85°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


is a trademark of Texas Instruments Incorporated



SN74LVC863A 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS310G – MARCH 1993 – REVISED JUNE 1998

	FUNCTION TABLE								
	INP	OPERATION							
OEAB1	OEAB2	OEBA1	OEBA2	OPERATION					
L	L	L	L	Latch A and B					
L	L	Н	Х	A to B					
L	L	Х	Н	A lo b					
Н	Х	L	L	B to A					
Х	Н	L	L	BIOA					
Н	Х	Н	Х						
н	Х	Х	Н	Isolation					
Х	Н	Х	Н	1501011011					
Х	Н	Н	Х						


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I : (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V _O (see Notes 1 and 2) Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Continuous current through V_{CC} or GND	±100 mA
DW package PW package	81°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNI		
Vee	Supplyweltere	Operating	1.65	3.6	v		
VCC	Supply voltage	Data retention only	1.5		V		
	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
VIH		V_{CC} = 2.3 V to 2.7 V	1.7		V		
		V _{CC} = 2.7 V to 3.6 V	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8	1		
VI	Input voltage		0	5.5	V		
VO	Output voltage	High or low state	0	VCC	v		
		3 state	0	5.5	l v		
		V _{CC} = 1.65 V		-4			
lau	High-level output current	$V_{CC} = 2.3 V$		-8			
ЮН		$V_{CC} = 2.7 V$		-12	mA		
		$V_{CC} = 3 V$		-24			
		V _{CC} = 1.65 V		4			
	Low-level output current	V _{CC} = 2.3 V	8				
IOL		$V_{CC} = 2.7 V$		12	mA		
		$V_{CC} = 3 V$		24			
$\Delta t / \Delta v$	Input transition rise or fall rate	•	0	10	ns/\		
TA	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDIT	IONS	V _{CC}	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2					
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
		IOH = -8 mA		2.3 V	1.7			v	
VOH		10 mA		2.7 V	2.2			v	
		$I_{OH} = -12 \text{ mA}$		3 V	2.4				
		I _{OH} = -24 mA		3 V	2.2			2	
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2			
		I _{OL} = 4 mA	1.65 V			0.45	V		
VOL		I _{OL} = 8 mA	2.3 V			0.7			
		I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
Ц	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μΑ	
loz‡		V _O = 0 to 5.5 V		3.6 V			±10	μΑ	
		V _I = V _{CC} or GND					10		
lcc		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$	I ^O = 0	3.6 V	10		10	μA	
ΔICC		One input at V _{CC} – 0.6 V, Other	inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA	
Ci	Control inputs	VI = V _{CC} or GND		3.3 V		5		pF	
Cio	A or B ports	V _O = V _{CC} or GND		3.3 V		7		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For I/O ports, the parameter I_{OZ} includes the input leakage current. § This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		۲ <mark>0.2</mark> V _{CC} =			V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	¶	¶	¶	¶		6.8	1.7	6.1	ns
^t en	OEAB or OEBA	A or B	¶	P	¶	¶		8.3	1.2	7.2	ns
^t dis	OEAB or OEBA	A or B	¶	¶	¶	¶		7	2	6.3	ns

 \P This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS			V _{CC} = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP	TYP		
Cpd	Power dissipation capacitance per transceiver	Outputs enabled	f = 10 MHz	¶	¶	27	nE	
opa		Outputs disabled		¶	¶	5	pF	

 \P This information was not available at the time of publication.



SN74LVC863A 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS310G – MARCH 1993 – REVISED JUNE 1998



NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN74LVC863A 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS310G - MARCH 1993 - REVISED JUNE 1998




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74LVC863A 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS310G – MARCH 1993 – REVISED JUNE 1998



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated