查询SN74LVCH16543A供应商

专业PCB打样工厂, 24小时分N日本送/CH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCAS317F - NOVEMBER 1993 - REVISED JUNE 1998

DGG OR DL PACKAGE

- Member of the Texas Instruments Widebus[™] Family
- **EPIC[™]** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25° C
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16543A can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

(TOP VIEW)									
	\Box		- 51						
1OEAB	1	56	10EBA						
1LEAB	2	~~ E	1LEBA						
1CEAB	3		1CEBA						
GND	4	53	GND						
1A1	5	52	1B1						
1A2 🛛	6	51] 1B2						
V _{CC} [7	50] V _{CC}						
1A3 🛛	8	49] 1B3						
1A4 🛛	9	48] 1B4						
1A5 🛛	10	47] 1B5						
GND [11	46] GND						
1A6 🛛	12	45] 1B6						
1A7 [13	44] 1B7						
1A8 [14	43] 1B8						
2A1 [15	42] 2B1						
2A2 [16	41] 2B2						
2A3 🛛	17	40] 2B3						
GND [18	39] GND						
2A4 🛛	19	38] 2B4						
2A5 🛛	20	37	2B5						
2A6 🛛	21	36] 2B6						
Vcc[22	35] V _{CC}						
2A7 [23	34] 2B7						
2A8	24	33	2B8						
GND	25	32] GND						
2CEAB	26	31	2CEBA						
2LEAB	27	30	2LEBA						
2OEAB	28	29	2 <mark>0EBA</mark>						

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

and Widebus are trademarks of Texas Instruments Incorporated



description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16543A is characterized for operation from -40°C to 85°C.

	(each 8-bit section)									
	OUTPUT									
CEAB	LEAB	OEAB	Α	В						
Н	Х	Х	Х	Z						
Х	Х	Н	Х	Z						
L	Н	L	Х	в ₀ ‡						
L	L	L	L	L						
L	L	L	Н	Н						


FUNCTION TABLE[†]

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

[‡]Output level before the indicated steady-state input conditions were established




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels



SCAS317F - NOVEMBER 1993 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 6. Input voltage range, V _I : (see Note 1)0.5 V to 6.	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)0.5 V to 6.	.5 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)0.5 V to V _{CC} + 0.	.5 V
Input clamp current, I _{IK} (V _I < 0)–50	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O ±50	
Continuous current through each V _{CC} or GND	mΑ
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.

			MIN	MAX	UNIT		
Vaa	Supply voltogo	Operating	1.65	3.6	V		
VCC	Supply voltage	Data retention only	1.5		V		
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
V_{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
VIL		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8			
VI	Input voltage		0	5.5	V		
	Output voltage	High or low state	0	VCC	V		
VO		3 state	0	5.5			
		V _{CC} = 1.65 V		-4			
La	High-level output current	V _{CC} = 2.3 V		-8	mA		
ЮН		$V_{CC} = 2.7 V$		-12	1		
		V _{CC} = 3 V		-24			
		V _{CC} = 1.65 V		4			
1		V _{CC} = 2.3 V		8			
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA		
		$V_{CC} = 3 V$		24			
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V		
Тд	Operating free-air temperature		-40	85	°C		

recommended operating conditions (see Note 4)

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V _{CC}	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
V _{ОН}		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V	
		I _{OH} = -12 mA	2.7 V	2.2			v	
			3 V	2.4				
		$I_{OH} = -24 \text{ mA}$	3 V	2.2				
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA	1.65 V			0.45		
VOL		I _{OL} = 8 mA	2.3 V			0.7	V	
		I _{OL} = 12 mA	2.7 V			0.4		
	-	I _{OL} = 24 mA	3 V			0.55		
lj	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0		±10		μΑ	
	A or B ports	V _I = 0.58 V	1.65 V	‡				
		VI = 1.07 V	1.05 V	‡				
		V _I = 0.7 V	2.3 V	45			μA	
l _{l(hold)}		VI = 1.7 V	2.3 V	-45				
		V _I = 0.8 V	3 V	75				
		$V_{I} = 2 V$	5 V	-75				
		$V_{I} = 0$ to 3.6 V§	36 V			±500		
loz¶		$V_{O} = 0$ to 5.5 V	3.6 V			±10	μΑ	
laa		$V_{I} = V_{CC} \text{ or } GND$	3.6 V			20	μA	
ICC		$\frac{1}{3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{\#}} \text{ IO} = 0$	3.0 V			20	μΑ	
ΔICC		One input at V_{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		5		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V		8		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ For I/O ports, the parameter IOZ includes the input leakage current, but not II(hold).

This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			1.8 V 5 V	= ۷ _{CC} ± 0.2		V _{CC} =	2.7 V	۲ <mark>۰۵</mark> × V _{CC} =	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, \overline{LE} or \overline{CE} low	‡		‡		3.3		3.3		ns
t _{su}	Setup time, data before \overline{LE} or $\overline{CE}\downarrow$	‡		‡		1.1		1.1		ns
th	Hold time, data after \overline{LE} or $\overline{CE}\downarrow$	‡		‡		1.9		1.9		ns

[‡] This information was not available at the time of publication.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
		(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	B or A	†	†	†	†		6.1	1.2	5.4	ns
^t pd		A or B	†	†	†	†		7.4	1.5	6.1	
t _{en}	CE	A or B	†	†	†	†		7.9	1.2	6.6	
t _{dis}			†	†	†	†		7.1	1.5	6.6	ns
t _{en}		OE A or B	†	†	†	†		7.6	1	6.3	ns
^t dis	UE		†	†	†	†		6.9	1.5	6.3	115


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	V_{CC} = 3.3 V ± 0.3 V	UNIT
			CONDITIONS	TYP	TYP	TYP	
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	44	рF
Cpa	per transceiver	Outputs disabled		†	†	4	рг

[†] This information was not available at the time of publication.





NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN74LVCH16543A **16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS317F - NOVEMBER 1993 - REVISED JUNE 1998




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis. F. tp71 and tp7H are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated