查询CD74FCT823AEN供应商



Data sheet acquired from Harris Semiconductor SCHS265

January 1997

NOT RECOMMENDED FOR NEW DESIGNS Use CMOS Technology

Features

- Buffered Inputs
- Typical Propagation Delay: 7.5ns at $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 50pF$
- Positive Edge Triggered
- CD74FCT824A
 - Inverting
- CD74FCT823A
 - Noninverting
- SCR Latchup Resistant BiCMOS Process and

CD74FCT823A, CD74FCT824A

BiCMOS FCT Interface Logic, 9-Bit D-Type Flip-Flops, Three-State

Circuit Design


- Speed of Bipolar FAST™/AS/S
- 48mA Output Sink Current
- Output Voltage Swing Limited to 3.7V at V_{CC} = 5V
- Controlled Output Edge Rates
- Input/Output Isolation to V_{CC}
- BiCMOS Technology with Low Quiescent Power

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT823AEN	0 to 70	24 Ld PDIP	E24.3
CD74FCT824AEN	0 to 70	24 Ld PDIP	E24.3

Pinout


CD74FCT823A (PDIP) TOP VIEW



CD74FCT824A (PDIP) TOP VIEW

ΘĒ	1		<u> </u>	2	24	vcc
D0	2			2	23	Q0
D1	3			2	22	Q1
D2	4			2	21	Q2
D3	5			2	20	Q3
D4	6			1	9	Q4
D5	7			1	8	Q5
D6	8			1	7	Q6
D7	9			1	6	Q7
D8	10			1	5	Q8
MR	11			1	4	CE
GND	12	4.0		1	3	CP

Functional Diagram



TRUTH TABLE (Note 1)

		INPUTS			Q OU	TPUTS	
ŌĒ	MR	CE	D	СР	CD74FCT823A	CD74FCT824A	FUNCTION
H H	X X	L L	L H	↑ ↑	Z Z	Z Z	High Z
H L	L L	X X	X X	X X	Z L	Z L	Reset
H L	H H	H	X X	X X	Z NC	Z NC	Hold
H H L	ппп		L H L H	↑ ↑ ↑	Z Z L H	Z Z H L	Load

NOTE:

1. H= HIGH Voltage Level

L = LOW Voltage Level

NC = No Change


↑ = LOW to HIGH Transition

X = Don't Care


Z = HIGH Impedance

IEC Logic Symbol





CD74FCT824A



Absolute Maximum Ratings

Thermal Information

DC Supply Voltage (V _{CC})	-0.5V to 6V
DC Diode Current, I_{IK} (For $V_I < -0.5V$)	20mA
DC Output Diode Current, I _{OK} (for V _O < -0.5V)	50mA
DC Output Sink Current per Output Pin, IO	70mA
DC Output Source Current per Output Pin, IO	30mA
DC V _{CC} Current (I _{CC})	234mA
DC Ground Current (I _{GND})	453mA

Thermal Resistance (Typical, Note 2)	θ _{JA} (^o C/W)
PDIP Package	
Maximum Junction Temperature	
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

Operating Conditions

Operating Temperature Range, T _A	0°C to 70°C
Supply Voltage Range, V _{CC}	4.75V to 5.25V
DC Input Voltage, V ₁	0 to V _{CC}
DC Output Voltage, VO	0 to ≤ V _{CC}
Input Rise and Fall Slew Rate, dt/dv	0 to 10ns/V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Commercial Temperature Range 0° C to 70° C, V_{CC} Max = 5.25V, V_{CC} Min = 4.75V

					AMBII	ENT TEM	PERATUR	RE (T _A)	
		TEST CO	NDITIONS		25	o _C	0°C T	O 70°C	1
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	MAX	MIN	MAX	UNITS
High Level Input Voltage	V _{IH}			4.75 to 5.25	2	-	2	-	V
Low Level Input Voltage	V _{IL}			4.75 to 5.25	-	0.8	-	0.8	V
High Level Output Voltage	VoH	V _{IH} or V _{IL}	-15	Min	2.4	-	2.4	-	V
Low Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	48	Min	-	0.55	-	0.55	V
High Level Input Current	I _{IH}	V _{CC}		Max	-	0.1	-	1	μΑ
Low Level Input Current	I _{IL}	GND		Max	-	-0.1	-	-1	μΑ
Three-State Leakage Current	lozh	Vcc		Max	-	0.5	-	10	μΑ
	I _{OZL}	GND		Max	-	-0.5	-	-10	μΑ
Input Clamp Voltage	V _{IK}	V _{CC} or GND	-18	Min	-	-1.2	-	-1.2	V
Short Circuit Output Current (Note 3)	los	$V_{O} = 0$ V_{CC} or GND		Max	-75	-	-75	-	mA
Quiescent Supply Current, MSI	Icc	V _{CC} or GND	0	Max	-	8	-	80	μА
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	Δl _{CC}	3.4V (Note 4)		Max	-	1.6	-	1.6	mA

NOTES:

- 3. Not more than one output should be shorted at one time. Test duration should not exceed 100ms.
- 4. Inputs that are not measured are at $V_{\mbox{\footnotesize{CC}}}$ or GND.
- 5. FCT Input Loading: All inputs are 1 unit load. Unit load is ΔI_{CC} limit specified in Electrical Specifications table, e.g., 1.6mA Max. at $70^{\circ}C$.

Switching Specifications Over Operating Range FCT Series t_r , t_f = 2.5ns, C_L = 50pF, R_L (Figure 1)

				25°C	0°C T	70°C	
PARAMETI	≣R	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	UNITS
Propagation Delays			(Note 6)				
Clock to Q	CD74FCT823A	t _{PLH} , t _{PHL}	5	7.5	1.5	10	ns
Clock to Q	CD74FCT824A	t _{PLH} , t _{PHL}	5	7.5	1.5	10	ns
MR to Q		t _{PHL}	5	10.5	1.5	14	ns
Output Enable to Q	CD74FCT823A	t _{PZL} , t _{PZH}	5	9	1.5	12	ns
Output Disable to Q	CD74FCT823A	t _{PLZ} , t _{PHZ}	5	6	1.5	8	ns
Output Enable to Q	CD74FCT824A	t _{PZL} , t _{PZH}	5	9	1.5	12	ns
Output Disable to Q	CD74FCT824A	t _{PLZ} , t _{PHZ}	5	6	1.5	8	ns
Power Dissipation Capacitance		C _{PD} (Note 7)	-	-	-	-	pF
Minimum (Valley) V _{OHV} During Switc Other Outputs (Output Under Test No		V _{OHV}	5	0.5	-	-	V
Maximum (Peak) V _{OLP} During Switch Other Outputs (Output Under Test No		V _{OLP}	5	1	-	-	V
Input Capacitance		Cl	-	-	-	10	pF
Three-State Output Capacitance		СО	-	-	-	15	pF

NOTES:

- 6. 5V: Minimum is at 5.25V for 0°C to 70°C, Maximum is at 4.75V for 0°C to 70°C, Typical is at 5V.
- 7. C_{PD}, measured per flip-flop, is used to determine the dynamic power consumption.
 P_D (per package) = V_{CC} I_{CC} + Σ(V_{CC}² f_I C_{PD} + V_O² f_OC_L + V_{CC} ΔI_{CC} D) where:
 V_{CC} = supply voltage
 ΔI_{CC} = flow through current x unit load
 C_L = output load capacitance
 D = duty cycle of input high
 f_O = output frequency
 f_O = input frequency

 f_I = input frequency


Prerequisite for Switching

			25°C	0°C T	O 70°C	
PARAMETER	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	UNITS
Maximum Clock Frequency	f _{MAX}	5 (Note 8)	-	70	-	MHz
Master Reset Recovery Time	t _{REC}	5	-	7	-	ns
Setup Time, Data to Clock, CE to Clock	t _{SU}	5	-	4	-	ns
Hold Time - Data, CE	t _H	5	-	2	-	ns
Pulse Width - Clock, MR	t _W	5	-	7	-	ns

NOTE:

8. 5V: Minimum is at 4.75V for 0° C to 70° C, Typical is at 5V.

Test Circuits and Waveforms



NOTE:

9. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq$ 50 $\Omega;$ $t_{f},$ $t_{r} \leq$ 2.5ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 4. ENABLE AND DISABLE TIMING

SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL} , Open Drain	Closed
t _{PHZ} , t _{PZH} , t _{PLH} , t _{PHL}	Open


DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

 R_T = Termination resistance, should be equal to $Z_{\mbox{OUT}}$ of the Pulse Generator.

 $V_{IN} = 0V$ to 3V.

Input: $t_r = t_f = 2.5$ ns (10% to 90%), unless otherwise specified







FIGURE 5. PROPAGATION DELAY

Test Circuits and Waveforms (Continued)



NOTES:

- 10. V_{OLP} is measured with respect to a ground reference near the output under test. V_{OHV} is measured with respect to V_{OH} .
- 11. Input pulses have the following characteristics: $P_{RR} \leq \text{1MHz}, \, t_f = \text{2.5ns}, \, t_f = \text{2.5ns}, \, \text{skew 1ns}.$
- 12. R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with $0.1\mu F$ capacitor. Scope and probes require 700MHz bandwidth.

FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated