

■ PIN OUT (TOP VIEW)

- 28-pin DIP
- 44-pin QFP
- Molybdenum gate C-MOS process
- Power supply voltage: 5V ±0.5V
- Crystal oscillation circuit
- Overflow limiter
- 25bit accumulator
- 20 × 22 bit multiplier
- FIR filters (153+29+17 order)
- Cascaded three-stage linear phase
- Two-channel filters
- Eight-times oversampling
- FILTER STRUCTURE
- Free running mode (Jitter-free)
- INPUT/OUTPUT
- 16 bit serial data input
- (2's complement code, MSB first)
- 16/18/20bit serial data output
- (2's complement/Complemented offset binary, MSB first)
- SYSTEM CLOCK
- (512fs/256fs/384fs/192fs)
- PACKAGE
- 28-pin DIP, 44-pin QFP

- Linear phase (There is no group delay distortion.)

ITEMS	CHARACTERISTICS
Pass band	0 to 0.4535fs
Stop band	0.5465fs to 7.4535fs
Pass band ripple	Within ±0.0005dB
Stop band attenuation	More than 110dB

■ FILTER CHARACTERISTICS


■ FEATURES

The SM5813AP/APT is a high-fidelity eight-times oversampling digital filter LSI for digital audio system, using the molybdenum gate C-MOS process developed solely by NPC. This LSI has a two-channel FIR filter and three types of output modes (16bit/18bit/20bit). Since it has four kinds of system clocks --- 512fs/256fs/384fs/192fs, it can be used for not only CD players but also other audio systems.


■ OVERVIEW

SM5813AP/APT/AE  
EIGHT-TIMES OVERSAMPLING DIGITAL  
FILTER FOR DIGITAL AUDIO

NIPPON PRECISION CIRCUITS INC.  
**NPC**



• 44-pin QFP




• 28-pin DIP

(UNIT: mm)

■ PACKAGE DIMENSION


SM5813AP/APT/AF



STOP BAND ATTENUATION


ITEMS	CHARACTERISTICS
Pass band	0 ~ 0.4535fs
Stop band	0.5465fs ~ 7.4535fs
Pass band ripple	Within $\pm 0.0005B$
Stop band attenuation	More than 110dB
Group delay time	Constant

■ FILTER CHARACTERISTICS (THEORETICAL VALUE)




■ BLOCK DIAGRAM

SM5813AP/APT/AF



THE DOMAIN BETWEEN PASS BAND AND STOP BAND



PASS BAND RIPPLE

■ PIN DESCRIPTION

NO.	DIP QFP	NAME	I/O*	DESCRIPTION
1	42	DIN	I	Serial data input
2	43	BCKI	I	Timing clock for serial input data
3	1	CKSL	I	Selecting system clock *2
4	2	CKDV	I	
6	3	XTI	I	Input for oscillator or external clock input (System clock)
7	4	XTO	0	Output for oscillator, No connect when using external clock
8	6	V <sub>ss1</sub>	-	Ground 1
9	10	CKO	0	Clock output (Same frequency as XTI input clock)
10	11	SYN	I	H: Free running mode L: Forced synchronizing mode
14	17	RST	I	H: Normal operation L: System reset
15	19	COB	I	Selecting output data format
				H: 2's complement L: Complemented offset binary (COB)
16	20	OW20	I	Selecting number of output data bits *3
17	22	OW18	I	
20	25	DG	0	Debounce control clock
21	27	V <sub>ss2</sub>	-	Ground 2
22	28	VDD	-	Supply voltage (+5V)
23	31	DOR	0	Rch serial data output (8fs rate)
24	33	DOL	0	Lch serial data output (8fs rate)
25	34	WCKO	0	Output timing control (Word clock)
26	35	BCKO	0	Output timing control for serial data (Bit clock)
27	36	FSCO	0	Internal timing clock (fs rate)
28	37	LRCl	I	Multiplex clock for Lch/Rch input data (fs rate): H: Lch L: Rch

- \*1) I: Input terminal  
 Ip: Input terminal with pull-up resistance  
 O: Output terminal

\*2)

CKSL	CKDV	System clock (Input to XTI)
H	H	192fs
H	L	384fs
L	H	256fs
L	L	512fs

\*3)

OW18	OW20	The number of output data bit
H	H	16 bit
L	H	18 bit
H	L	20 bit

(\*)3) fsys; Frequency of internal system clock (AP ... 9.5MHz/APT ... 13MHz)  
 When CKDV = L fXTI/2  
 When CKDV = H fXTI (fXTI: Frequency of XTI input clock)

*1	LRCl, DIN, BCKI, CKSL, CKDV, SYN, RST, COB, OW2Q, OW18
*2	CKO, DG, DOL, DOR, WCKO, BCKO, FSCO

< TERMINAL >

ITEM	TER-MINIAL	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION	V <sub>DD</sub>	I <sub>DD</sub>	V <sub>DD</sub> =5V, fsys*3	0.7V <sub>DD</sub>		45	mA
INPUT VOLTAGE (1)	XTI	V <sub>IH1</sub>					V
		V <sub>LI1</sub>				0.3V <sub>DD</sub>	V
INPUT VOLTAGE (2)	(*1)	V <sub>IH2</sub>		2.4			V
		V <sub>LI2</sub>				0.5	V
OUTPUT VOLTAGE	(*2)	V <sub>OH</sub>	I <sub>OH</sub> = -0.4mA	2.5			V
		V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA			0.4	V
INPUT LEAK CURRENT (1)	XTI	I <sub>LH</sub>	V <sub>IN</sub> = V <sub>DD</sub>		10	20	μA
		I <sub>LL</sub>	V <sub>IN</sub> = 0V		10	20	μA
INPUT LEAK CURRENT (2)	(*1)	I <sub>LH</sub>	V <sub>IN</sub> = V <sub>DD</sub>			1.0	μA
		I <sub>LN</sub>	V <sub>IN</sub> = 0V			20	μA
INPUT CURRENT	(*2)	I <sub>IN</sub>	V <sub>TN</sub> = 0V				μA

• DC CHARACTERISTICS (T<sub>a</sub> = -20 to 70°C, V<sub>DD</sub> = 4.75 to 5.25V, V<sub>SS</sub> = 0V)

■ ELECTRIC CHARACTERISTICS

ITEM	SYMBOL	LIMITS	UNIT
SUPPLY VOLTAGE	V <sub>DD</sub>	4.75 to 5.25	V
OPERATING TEMPERATURE	T <sub>OPRD</sub>	-20 to 70	°C

(V<sub>SS</sub>=0V)

■ RECOMMENDATORY OPERATING CONDITIONS

ITEM	SYMBOL	LIMITS	UNIT
SUPPLY VOLTAGE	V <sub>DD</sub>	-0.3 to 7.0	V
INPUT VOLTAGE	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
STORAGE TEMPERATURE	T <sub>STG</sub>	-40 to 125	°C
POWER DISSIPATION	P <sub>W</sub>	250	mW
SOLDERING TEMPERATURE	T <sub>SLD</sub>	255	°C
SOLDERING TIME	T <sub>SLD</sub>	10	Sec

(V<sub>SS</sub>=0V)


■ ABSOLUTE MAXIMUM RATINGS

AC CHARACTERISTICS

SM5813AP

( $T_a = -20$  to  $70^\circ\text{C}$ ,  $V_{DD} = 4.75$  to  $5.25\text{V}$ ,  $V_{SS} = 0\text{V}$ )

(1) XTI input clock



a. In case of crystal oscillation

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	CONDITION	NOTE
Oscillating frequency	$f_{max}$	2.0	19.0	19.0	MHz	H	192fs
		1.0	9.5	9.5			
Cycle time of clock	cy	105	1000	500	nSec	H	512fs
		52	500	500			
Width of clock pulse	cw	15	250	250	nSec	L	512fs
		38	500	500			
time of pulse	tp	105	1000	500	nSec	H	192fs
		52	500	500			

b. In case of terminal clock input

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	CONDITION	NOTE
Width of clock pulse	cw	38	500	500	nSec	H	192fs
		15	250	250			
Cycle time of clock	cy	105	1000	500	nSec	H	512fs
		52	500	500			
time of pulse	tp	105	1000	500	nSec	H	192fs
		52	500	500			



2. INPUT TIMING

BCKI, DIN, LRCl terminal

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT
BCKI, Pulse width	tBCW	100			nSec
BCKI, Cycle time	tBCY	200			nSec
DIN, Set up time	tDS	75			nSec
DIN, Hold time	tDH	75			nSec
Rising edge of last BCKI	tBL	75			nSec
Edge of LRCl	tLB	75			nSec
Edge of LRCl	tLB	75			nSec
Rising edge of first BCKI	tXL	20			nSec
Falling edge of XTI	tXL	20			nSec
Rising edge of LRCl	tLX			0	nSec
Falling edge of LRCl	tLX			0	nSec
Rising edge of XTI	tLX			0	nSec
Falling edge of XTI	tLX			0	nSec

3. OUTPUT TIMING

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	NOTE
BCKO delay time from XTI	tXBH	35	120	120	nSec	CKDV=L
BCKO delay time from XTI	tXBL	35	120	120	nSec	CKDV=H
Output delay	tBDL	-10	0	+10	nSec	Load
Output delay	tBDH	-10	0	+10	nSec	Load



SM5813AP7AF

(Ta = -20 to 70°C, V<sub>DD</sub> = 4.75 to 5.25V, V<sub>SS</sub> = 0V)

1. XTI TERMINAL

a. In case of crystal oscillation

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	CONDITON	NOTE
Oscillating frequency	f <sub>max</sub>	1.0	2.0	26.0	MHz	H H L L	192fs 384fs 256fs 512fs
		1.0	1.0	13.0			
Width of clock pulse	tcw	15	35	500	nsec	H L L L	192fs 384fs 256fs 512fs
		15	15	250			
Cycle time of clock pulse	tcy	76	38	500	nsec	H H L L	192fs 384fs 256fs 512fs
		76	76	1000			

b. In case of external clock input

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	CONDITON	NOTE
Width of clock pulse	tcw	35	15	500	nsec	H L L L	192fs 384fs 256fs 512fs
		35	35	500			
Cycle time of clock pulse	tcy	76	38	500	nsec	H H L L	192fs 384fs 256fs 512fs
		76	76	1000			

2. INPUT TIMING


BCKI, DIN, LRCl terminal

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	CONDITON	NOTE
BCKI, Pulse width	tbcw	100			nsec		
BCKI, Cycle time	tbcy	200			nsec		
DIN, Set up time	t <sub>DS</sub>	75			nsec		
DIN, Hold time	t <sub>DH</sub>	75			nsec		
Rising edge of last BCKI	t <sub>BL</sub>	75			nsec		
Edge of LRCl	t <sub>LB</sub>	75			nsec		
→ Rising edge of first BCKI	t <sub>LB</sub>	75			nsec		
Falling edge of XTI	t <sub>FL</sub>	20			nsec		
→ Rising edge of LRCl	t <sub>FL</sub>	20			nsec		
Rising edge of LRCl	t <sub>FL</sub>	0			nsec		
→ Falling edge of XTI	t <sub>FL</sub>	0			nsec		


3. OUTPUT TIMING

ITEM	SYM-BOL	MIN	TYP	MAX	UNIT	CONDITON	NOTE
BCKO delay time from XTI	t <sub>xbH</sub>	35			nsec	CKDV=L	
BCKO delay time from XTI	t <sub>xbL</sub>	35			nsec	CKDV=H	
Output delay	t <sub>bdL</sub>	-10	+10		nsec	Load	15pF
		-10	+10				


(1) XTI input clock



(2)



(3)





FUNCTION

1. EIGHT-TIMES OVERSAMPLING  
 In put of fs sampling rate to the SM5813 is output with 8fs sampling rate after calculating in the digital filter.

This LSI has cascaded three-stage FIR filter as follows:

2. SYSTEM CLOCK

• SELECTION OF SYSTEM CLOCK

The SM5813AP/APT/AF has an internal clock generator that may be used by connecting a crystal of the appropriate frequency between pins XTI and XTO. Alternatively, an externally generated clock can be input on XTI. The clock frequency Fxi is selected by the CKDV and CKSL inputs from one of the four multiples of the sample frequency shown in the right table, where the clock period  $t_{xi}=1/F_{xi}$ . For the 384fs and 512fs clock frequencies, the clock is divided by two for internal use. The system clock signal, of the same frequency as the signal on pin XTI, is available on the CKO output pin.

3. AUDIO DATA INPUT

Input data is processed MSB first and 2's complement. Each bit of serial data input on the DIN pin is read into the SPO register (serial to parallel conversion register) at the rising-edge of BCKI bit clock and converted to parallel data. The SPO output is transferred to the Lch/Rch input register, respectively, at the rising-edge/falling-edge of the LRCI clock. (See Figure A and B)

4. JITTER-FREE MODE AND FORCED SYNCHRONIZATION MODE SELECTION (SYN-FSCO)

The timing of the internal operation and output (internal timing) are determined by the system clock (the XTI input), which is independent of the input clock timing (BCKI, LRCI). The internal timing is provided with 2 kinds of "jitter-free mode," and "forced synchronization mode" to cope with jitter on the LRCI clock input. The setting of SYN enables selection.

CONDITION	CKDV: CKSL		Cycle time of internal system clock
	H	L	
XTI clock (Fxi)	H	H	192fs
	L	L	256fs
	H	H	384fs
	L	L	512fs
			2/Fs

Figure A. Input SPO





Figure B. Input timing of audio data



- Jitter-free mode ( $SYN=H$ )

When the phase difference between the LRCI clock and the internal timing is within  $\pm 3/8$  to  $-3/8$  of the input sampling frequency ( $1/f_s$ ), the internal timing is not adjusted. Thus jitter on the LRCI clock does not affect the internal timing to prevent malfunctions and jitter transmission.

If the phase difference exceeds the said range, the phase of internal timing is adjusted synchronously with the starting-edge of the LRCI clock. When a reset is input, the phase is also adjusted.

- Forced synchronization mode ( $SYN=L$ )
- In this mode, the internal timing is always reset at the starting-edge of the LRCI input. In this case, malfunction occurs if a cycle which does not satisfy the required system clock cycle due to jitter on the LRCI input exists. To the contrary, if a cycle which is longer than the specified clock cycle exists, the intervals of the output timing are not the same though operation is performed correctly.

- FSCO clock (output)

The  $f_s$  frequency clock obtained by dividing the XTI clock.

5. DATA AND DAC CONTROL SIGNAL OUTPUT

- Output data format

- (1) MSB first
- (2) 2's complement and COB (complemented offset COB format ( $COB=H$ ))


- Bit number selection of output data (among 16, 18 and 20)

- Bit number selection of output data ( $OW18, OW20$ )

- 16-bit output ( $OW18=H, OW20=H$ )
- 18-bit output ( $OW18=L, OW20=H$ )
- 20-bit output ( $OW18=H, OW20=L$ )

- Output timing

The timing of audio output part is determined corresponding to the system clock frequency of each part. (See Table B, Figure C)



Item	Sym-bol	Internal system clock freq.	Bit clock cycle	Data word length
CKSL	Sym-bol	192fs	$T_B$	$T_W$
		256fs	$T_B$	$T_W$
			$T_{SYS}$	$32 \times T_{SYS}$

Table B. Output timing

Table C. Output timing

6. SYSTEM RESET (RST)

When a reset is input in the jitter-free mode, the internal operation timing is reset synchronously with the rising-edge of the following LRCI clock input. Taking advantage of this, the output timing in the jitter-free mode can match to LRCI.

The reset pulse (L level) should be longer than 50ns after power-on. A reset is also unnecessary in the jitter-free mode if the output timing is not required to match with the LRCI input.

In the case of performing the system reset at power-on, connect a 100pF or so capacitor to the RST pin. (See Figure D).





Table D. System reset circuit sample at power-on


■ TIMING CHART


SM5813AP/APT/AF

1. SERIAL INPUT TIMING




2. SERIAL OUTPUT TIMING





1. INPUT

■ TYPICAL APPLICATION



2. OUTPUT