查询CD4051BCJ供应商



Analog

Multiplexer/Demultiplexers

4051BM/CD4051BC

CD4052BM/CD4052BC, CD4053BM/CD4053BC

October 1989

🗙 National Semiconductor

CD4051BM/CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer CD4052BM/CD4052BC Dual 4-Channel Analog Multiplexer/Demultiplexer CD4053BM/CD4053BC Triple 2-Channel Analog Multiplexer/Demultiplexer

General Description

These analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to $15V_{p,p}$ can be achieved by digital signal amplitudes of 3-15V. For example, if $V_{DD}=5V$, $V_{SS}=0V$ and $V_{EE}=-5V$, analog signals from -5V to +5V can be controlled by digital inputs of 0-5V. The multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD}-V_{SS}$ and $V_{DD}-V_{EE}$ supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BM/CD4051BC is a single 8-channel multiplexer having three binary control inputs. A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.


CD4052BM/CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.

CD4053BM/CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and

an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.

Features

- Wide range of digital and analog signal levels: digital 3-15V, analog to 15V_{p-p}
- Low "ON" resistance: 80Ω (typ.) over entire 15V_{p-p} signal-input range for V_{DD}-V_{EE}=15V
- High "OFF" resistance: channel leakage of ±10 pA (typ.) at V_{DD}-V_{EE}=10V
- Logic level conversion for digital addressing signals of 3-15V (V_{DD}-V_{SS}=3-15V) to switch analog signals to $15 V_{p-p} (V_{DD}-V_{EE}=15V)$
- \blacksquare Matched switch characteristics: $\Delta R_{ON}\!=\!5\Omega$ (typ.) for $V_{DD}\!-\!V_{EE}\!=\!15V$
- Very low quiescent power dissipation under all digitalcontrol input and supply conditions: 1 μW (typ.) at V_{DD}-V_{SS}=V_{DD}-V_{EE}=10V
- Binary address decoding on chip



© 1995 National Semiconductor Corporation TL/F/5662

Connection Diagrams

RRD-B30M105/Printed in U. S. A.





$\begin{array}{llllllllllllllllllllllllllllllllllll$				$ \begin{array}{llllllllllllllllllllllllllllllllllll$							V _{DC} 25°C
Lead T	emp. (T _L) (soldering, 10 sec.		260°C								
DCE	Electrical Charac	teristics (r	Note 2)							40500	
Symbol	Parameter	Cor	ditions	Min	55°C Max	Min	+ 25° Typ	Max	+ Min	125°C Max	Unit
I _{DD}	Quiescent Device Current	V _{DD} =5V V _{DD} =10V V _{DD} =15V			5 10 20			5 10 20		150 300 600	μΑ μΑ μΑ
Signal In	puts (V _{IS}) and Outputs (V _C										
R _{ON}	''ON'' Resistance (Peak for $V_{EE}{\leq}V_{IS}{\leq}V_{DD})$	$R_L = 10 k\Omega$ (any channel selected)	$V_{DD} = 2.5V,$ $V_{EE} = -2.5V$ or $V_{DD} = 5V,$ $V_{EE} = 0V$		800		270	1050		1300	Ω
			$V_{DD} = 5V$ $V_{EE} = -5V$ or $V_{DD} = 10V,$ $V_{EE} = 0V$		310		120	400		550	Ω
			$V_{DD} = 7.5V,$ $V_{EE} = -7.5V$ or $V_{DD} = 15V,$ $V_{EE} = 0V$		200		80	240		320	Ω
ΔR _{ON}	∆"ON" Resistance Between Any Two Channels	$R_L = 10 k\Omega$ (any channel selected)	$V_{DD} = 2.5V,$ $V_{EE} = -2.5V$ or $V_{DD} = 5V,$ $V_{EE} = 0V$				10				Ω
			$V_{DD} = 5V,$ $V_{EE} = -5V$ or $V_{DD} = 10V,$ $V_{EE} = 0V$				10				Ω
			$V_{DD} = 7.5V,$ $V_{EE} = -7.5V$ or $V_{DD} = 15V,$ $V_{EE} = 0V$				5				Ω
	"OFF" Channel Leakage Current, any channel "OFF"	V _{DD} =7.5V, O/I=±7.5V, I	V _{EE} =-7.5V /O=0V		±50		±0.01	±50		±500	nA
	"OFF" Channel Leakage Current, all channels "OFF" (Common	Inhibit = 7.5V V _{DD} = 7.5V, V _{EE} = $-7.5V$,	CD4051 CD4052		±200 ±200		±0.08 ±0.04	±200 ±200		±2000 ±2000	nA nA
	OUT/IN)	O/I=0V, I/O=±7.5V	CD4053		±200		±0.02	±200		±2000	nA
Control	nputs A, B, C and Inhibit										
V _{IL}	Low Level Input Voltage	$\begin{array}{l} V_{EE} = V_{SS} \; R_L = 1 \; k\Omega \; to \; V_{SS} \\ I_{IS} < 2 \; \mu A \; on \; all \; OFF \; channels \\ V_{IS} = V_{DD} \; thru \; 1 \; k\Omega \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{array}$			1.5 3.0 4.0			1.5 3.0 4.0		1.5 3.0 4.0	> > >
V _{IH}	High Level Input Voltage	$V_{DD} = 5$ $V_{DD} = 10$ $V_{DD} = 15$		3.5 7 11		3.5 7 11			3.5 7 11		V V V


Symbol	Parameter	Conditions		-	-40°C		+ 25°C		+ 85°C		Units
Symbol	Falameter	00	lutions	Min	Max	Min	Тур	Max	Min	Max	Onita
I _{IN}	Input Current	$V_{DD} = 15V,$ $V_{IN} = 0V$ $V_{DD} = 15V,$	V _{EE} =0V V _{EE} =0V		-0.1 0.1		-10 ⁻⁵	-0.1 0.1		-1.0 1.0	μA μA
I _{DD}	Quiescent Device Current	$V_{IN} = 15V$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			20 40 80			20 40 80		150 300 600	μΑ μΑ μΑ
Signal In	puts (V _{IS}) and Outputs (V _{OS}										1
R _{ON}	"ON" Resistance (Peak for $V_{EE} \le V_{IS} \le V_{DD}$)	$R_L = 10 k\Omega$ (any channel selected)	$V_{DD} = 2.5V,$ $V_{EE} = -2.5V$ or $V_{DD} = 5V,$ $V_{EE} = 0V$		850		270	1050		1200	Ω
			$\label{eq:VDD} \begin{split} & V_{DD}\!=\!5V, \\ & V_{EE}\!=\!-5V \\ & \text{or } V_{DD}\!=\!10V, \\ & V_{EE}\!=\!0V \end{split}$		330		120	400		520	Ω
			$V_{DD} = 7.5V,$ $V_{EE} = -7.5V$ or $V_{DD} = 15V,$ $V_{EE} = 0V$		210		80	240		300	Ω
ΔR _{ON}	Δ''ON'' Resistance Between Any Two Channels	R _L =10 kΩ (any channel selected)	$V_{DD} = 2.5V,$ $V_{EE} = -2.5V$ or $V_{DD} = 5V,$ $V_{EE} = 0V$				10				Ω
			$V_{DD} = 5V$ $V_{EE} = -5V$ $or V_{DD} = 10V,$ $V_{EE} = 0V$				10				Ω
			$V_{DD} = 7.5V,$ $V_{EE} = -7.5V$ or $V_{DD} = 15V,$ $V_{EE} = 0V$				5				Ω
	"OFF" Channel Leakage Current, any channel "OFF"	$V_{DD} = 7.5V,$ O/I = ±7.5V, I	V _{EE} =-7.5V /O=0V		±50		±0.01	±50		±500	nA
	"OFF" Channel Leakage	Inhibit = 7.5V	CD4051		±200		±0.08	±200		±2000	nA
	Current, all channels "OFF" (Common OUT/IN)	$V_{DD} = 7.5V,$ $V_{EE} = -7.5V,$ CD4052 O/I = 0V			±200		±0.04	±200		± 2000	nA
		$I/O = \pm 7.5V$	CD4053		±200		± 0.02	± 200		±2000	nA
	nputs A, B, C and Inhibit										
VIL	Low Level Input Voltage	$ \begin{array}{l} V_{EE} = V_{SS} R_L = 1 k\Omega \ \text{to} \ V_{SS} \\ I_{IS} < 2 \mu A \ \text{on all OFF Channels} \\ V_{IS} = V_{DD} \ \text{thru} \ 1 k\Omega \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{array} $			1.5 3.0 4.0			1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	$V_{DD} = 5$ $V_{DD} = 10$ $V_{DD} = 15$		3.5 7 11		3.5 7 11			3.5 7 11		V V V
I _{IN}	Input Current	$V_{DD} = 15V,$ $V_{IN} = 0V$ $V_{DD} = 15V,$ $V_{IN} = 15V$			-0.1 0.1		-10 ⁻⁵ 10 ⁻⁵	-0.1 0.1		-1.0 1.0	μΑ μΑ

Note 2: All voltages measured with respect to V_{SS} unless otherwise specified.

Symbol	Parameter	Conditions	VDD	Min	Тур	Мах	Units
t _{PZH,}	Propagation Delay Time from	V _{EE} =V _{SS} =0V	5V		600	1200	ns
t _{PZL}	Inhibit to Signal Output	$R_L = 1 k\Omega$	10V		225	450	ns
	(channel turning on)	C _L =50 pF	15V		160	320	ns
t _{PHZ.}	Propagation Delay Time from	V _{EE} =V _{SS} =0V	5V		210	420	ns
t _{PLZ}	Inhibit to Signal Output	$R_L = 1 k\Omega$	10V		100	200	ns
	(channel turning off)	C _L =50 pF	15V		75	150	ns
C _{IN}	Input Capacitance						
	Control input				5	7.5	pF
	Signal Input (IN/OUT)				10	15	pF
COUT	Output Capacitance						
	(common OUT/IN)						
	CD4051		10V		30		pF
	CD4052	V _{EE} =V _{SS} =0V	10V		15		pF
	CD4053		10V		8		pF
C _{IOS}	Feedthrough Capacitance				0.2		pF
C _{PD}	Power Dissipation Capacitance						
	CD4051				110		pF
	CD4052				140		pF
	CD4053				70		pF
Signal In	puts (V _{IS}) and Outputs (V _{OS})			r		1	
	Sine Wave Response	$R_L = 10 k\Omega$					
	(Distortion)	f _{IS} =1 kHz	10V		0.04		%
		V _{IS} =5 V _{p-p}	100		0.04		/0
		V _{EE} =V _{SI} =0V					
	Frequency Response, Channel	$R_L = 1 k\Omega, V_{EE} = 0V, V_{IS} = 5V_{p-p},$	10V		40		MHz
	"ON" (Sine Wave Input)	$20 \log_{10} V_{OS} / V_{IS} = -3 dB$	100		40		
	Feedthrough, Channel "OFF"	$R_L = 1 k\Omega, V_{EE} = V_{SS} = 0V, V_{IS} = 5V_{p-p},$	10V		10		MHz
		$20 \log_{10} V_{OS}/V_{IS} = -40 \text{ dB}$	100		10		
	Crosstalk Between Any Two	$R_L = 1 k\Omega, V_{EE} = V_{SS} = 0V, V_{IS}(A) = 5V_{p-p}$	10V		3		MHz
	Channels (frequency at 40 dB)	$20 \log_{10} V_{OS}(B) / V_{IS}(A) = -40 \text{ dB}$ (Note 3)	101		Ŭ		1411 12
t _{PHL}	Propagation Delay Signal	V _{EE} =V _{SS} =0V	5V		25	55	ns
t _{PLH}	Input to Signal Output	C _L =50 pF	10V		15	35	ns
			15V		10	25	ns
Control I	nputs, A, B, C and Inhibit			-			
	Control Input to Signal	$V_{EE} = V_{SS} = 0V$, $R_L = 10 \text{ k}\Omega$ at both ends					
	Crosstalk	of channel.	10V		65		mV (peal
		Input Square Wave Amplitude = 10V					
t _{PHL,}	Propagation Delay Time from	V _{EE} =V _{SS} =0V	5V		500	1000	ns
t _{PLH}	Address to Signal Output	$C_L = 50 \text{ pF}$	10V		180	360	ns
	(channels "ON" or "OFF")		15V		120	240	ns










Special Considerations


In certain applications the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into IN/OUT pin, the voltage drop across the bidirectional switch must

not exceed 0.6V at $T_A{\leq}$ 25°C, or 0.4V at $T_A{>}25^\circ C$ (calculated from R_{ON} values shown). No V_{DD} current will flow through R_L if the switch current flows into OUT/IN pin.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.