查询CY74FCT823BTPC供应商

<u>捷多邦,专业PCB打样工厂,24小时加急€業</u>74FCT823T 9-BIT BUS-INTERFACE REGISTER

P, Q, OR SO PACKAGE (TOP VIEW)

OE

D₀ 2

D1 3

 D_2 4

D₃ 5

D4 🛛 6

D₅[]

D₆ 🛛 8

D7 9

D₈L

GND 🛛 12

CLR 11

7

10

24 VCC

23 Y₀

22 Y1

21 Y2

20 Y₃

19 Y₄

18 Y₅

16 Y₇

14 EN

13 CP

WWW.DZSC.CO

15

17 🛛 Y₆

]Y₈

SCCS069 - OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29823
- Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 64-mA Output Sink Current 32-mA Output Source Current
- High-Speed Parallel Register With Positive-Edge-Triggered D-Type Flip-Flops
- Buffered Common Clock-Enable (EN) and Asynchronous-Clear (CLR) Inputs

description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT823T is a 9-bit-wide buffered register with clock-enable (\overline{EN}) and clear (\overline{CLR}) inputs that are ideal for parity bus interfacing in high-performance microprogrammed systems. This device is ideal for use as an output port requiring high I_{OL}/I_{OH} .

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	I/O	DESCRIPTION
D	Ι	D flip-flop data inputs
CLR	Ι	When CLR is low and OE is low, Q outputs are low. When CLR is high, data can be entered into the register.
CP	0	Clock pulse for the register. Enters data into the register on the low-to-high clock transition.
Y	0	Register 3-state outputs
EN	12	Clock enable. When EN is low, data on the D input is transferred to the Q output on the low-to-high clock transition. When EN is high, the Q outputs do not change state, regardless of the data or clock input transitions.
OE	46	Output control. When OE is high, the Y outputs are in the high-impedance state. When OE is low, true register data is present at the Y outputs.

PIN DESCRIPTION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCCS069 - OCTOBER 2001

ORDERING INFORMATION SPEED ORDERABLE **TOP-SIDE** PACKAGE[†] ΤA PART NUMBER MARKING (ns) QSOP – Q CY74FCT823CTQCT Tape and reel 6 FCT823C CY74FCT823CTSOC Tube 6 SOIC - SO FCT823C Tape and reel 6 CY74FCT823CTSOCT CY74FCT823BTPC DIP – P Tube 7.5 CY74FCT823BTPC -40°C to 85°C DIP – P Tube 10 CY74FCT823ATPC CY74FCT823ATPC QSOP - Q Tape and reel 10 CY74FCT823ATQCT FCT823A Tube 10 CY74FCT823ATSOC SOIC - SO FCT823A Tape and reel CY74FCT823ATSOCT 10


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	l	INPUTS				RNAL PUTS	FUNCTION	
OE	CLR	EN	D	СР	Q	Y		
Н	Н	L	L	\uparrow	L	Z	Z	
Н	Н	L	Н	\uparrow	Н	Z	2	
Н	L	Х	Х	Х	L	Z	Clear	
L	L	Х	Х	Х	L	L	Clear	
Н	Н	Н	Х	Х	NC	Z	Hold	
L	Н	Н	Х	Х	NC	NC	поій	
Н	Н	L	L	\uparrow	L	Z		
Н	Н	L	Н	\uparrow	н	Z	Load	
L	Н	L	L	\uparrow	L	L	LUAU	
L	Н	L	Н	\uparrow	н	Н		

FUNCTION TABLE

H = High logic level, L = Low logic level, X = Don't care, NC = No change, \uparrow = Low-to-high transition, Z = High-impedance state

logic diagram (positive logic)



To Eight Other Channels



SCCS069 - OCTOBER 2001

absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): P package	67°C/W
Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-32	mA
IOL	Low-level output current			64	mA
Т _А	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS069 - OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	S	MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA	I _{IN} = -18 mA			-1.2	V
Maria		I _{OH} = -32 mA		2			v
VOH	V _{CC} = 4.75 V	I _{OH} = -15 mA		2.4	3.3		- v
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA			0.3	0.55	V
V _{hys}	All inputs				0.2		V
lj	V _{CC} = 5.25 V,	V _{IN} = V _{CC}				5	μA
IIН	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μA
١ _١ ٢	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μA
IOZH	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V				10	μA
IOZL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V				-10	μA
los‡	V _{CC} = 5.25 V,	VOUT = 0 V		-60	-120	-225	mA
l _{off}	V _{CC} = 0 V,	V _{OUT} = 4.5 V				±1	μΑ
ICC	V _{CC} = 5.25 V,	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
∆lCC	V _{CC} = 5.25 V, V _{IN} =	= 3.4 V§, f ₁ = 0, Outputs o _l	pen		0.5	2	mA
ICCD	$\frac{V_{CC}}{OE} = 5.25 \text{ V, One I}$	bit switching at 50% duty c $N \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 1$	cycle, Outputs open, 0.2 V		0.06	0.12	mA/ MHz
		One bit switching at f ₁ = 5 MHz	$ \begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} $		0.7	1.4	
IC#	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
IС	$\frac{Outputs \text{ open,}}{OE} = EN = GND$	Eight bits switching at f ₁ = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		1.6	3.2	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2	
Ci					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.

 ${}^{\#}I_{C} = I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD} (f_{0}/2 + f_{1} \times N_{1})$

Where:

- IC = Total supply current
- I_{CC} = Power-supply current with CMOS input levels
- ΔI_{CC} = Power-supply current for a TTL high input (VIN = 3.4 V)
- D_H = Duty cycle for TTL inputs high
- NT = Number of TTL inputs at DH
- I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)
- f_0 = Clock frequency for registered devices, otherwise zero
- f₁ = Input signal frequency
- N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz. Il Values for these conditions are examples of the I_{CC} formula.



SCCS069 - OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


	PARAMETER			CY74FCT823AT		CY74FCT823BT		CY74FCT823CT		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	СР	C _L = 50 pF,	7		6		6		
tw		CLR low	$R_L = 500 \Omega$	6		6		6		ns
	Setup time, before CP^\uparrow	Data	C _L = 50 pF, R _L = 500 Ω	4		3		3		ns
t _{su}		EN		4		3		3		115
÷.	Hold time, after CP↑	Data	C _L = 50 pF,	2		1.5		1.5		
th	Hold time, after CP1	EN	$R_L = 500 \Omega$	2		0		0		ns
t _{rec}	Recovery time	CLR before CP↑	C _L = 50 pF, R _L = 500 Ω	6		6		6		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO TEST LOAD		CY74FC1	F823AT	CY74FCT	823BT	CY74FC1	F823CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	СР	Y	C _L = 50 pF,		10		7.5		6	ns
^t PHL	GF	I	RL = 500 Ω		10		7.5		6	115
^t PLH	СР	Y	C _L = 300 pF,		20		15		12.5	ns
^t PHL		I	RL = 500 Ω		20		15		12.5	115
^t PLH	CLR	Y	$\begin{array}{l} C_{L} = 50 \; pF, \\ R_{L} = 500 \; \Omega \end{array}$		14		9		8	ns
^t PZH	ŌE	Y	CL = 50 pF,		12		8		7	2
^t PZL		I	$R_L = 500 \Omega$		12		8		7	ns
^t PZH	OE	Y	CL = 300 pF,		23		15		12.5	ns
^t PZL	OE	T	$R_L = 500 \Omega$		23		15		12.5	115
^t PHZ	OE	Y	C _L = 5 pF,		7		6.5		6	ns
^t PLZ	UE UE				7		6.5		6	115
^t PHZ	OE	Y	C _L = 50 pF,		8		7.5		6.5	ns
^t PLZ	UE UE	r	R _L = 500 Ω		8		7.5		6.5	115



SCCS069 - OCTOBER 2001



NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated