Features

19-1404; Rev 1; 4/99



### Serially Controlled, Clickless Audio/Video Switches

#### General Description


The MAX4571-MAX4574 serial-interface controlled switches are ideal for multimedia applications. Each device features  $35\Omega$  max on-resistance, -90dB audio off-isolation at 20kHz, -60dB video off-isolation at 1.0MHz, and "clickless" mode operation for audio applications.

The MAX4571/MAX4573 contain eleven SPST switches, while the MAX4572/MAX4574 contain two SPST switches and six SPDT switches. The MAX4571/MAX4572 feature a 2-wire, I<sup>2</sup>C<sup>™</sup>-compatible serial interface. The MAX4573/MAX4574 feature a 3-wire, SPI™/QSPI™/ MICROWIRE™-compatible serial interface. All four parts are available in 28-pin QSOP, SSOP, and wide SO packages and operate over the commercial and extended temperature ranges.

### **Applications**

**Audio Systems** Set-Top Boxes PC Multimedia Boards Video Conferencing Systems

#### Pin Configurations



MIXIVE

Selectable Soft Switching Mode for "Clickless" **Audio Operation** 

- ♦ 35Ω max On-Resistance
- ♦ -90dB Audio Off-Isolation at 20kHz -50dB Video Off-Isolation at 10MHz
- → -90dB Audio Crosstalk at 20kHz -52dB Video Crosstalk at 10MHz
- ♦ Serial Interface 2-Wire, Fast-Mode, I2C-Compatible (MAX4571/72) 3-Wire, SPI/QSPI/MICROWIRE-Compatible (MAX4573/74)
- Single-Supply Operation from +2.7V to +5.25V

#### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4571CEI	0°C to +70°C	28 QSOP
MAX4571CAI	0°C to +70°C	28 SSOP
MAX4571CWI	0°C to +70°C	28 Wide SO
MAX4571EEI	-40°C to +85°C	28 QSOP
MAX4571EAI	-40°C to +85°C	28 SSOP
MAX4571EWI	-40°C to +85°C	28 Wide SO
MAX4572CEI	0°C to +70°C	28 QSOP
MAX4572CAI	0°C to +70°C	28 SSOP
MAX4572CWI	0°C to +70°C	28 Wide SO
MAX4572EEI	-40°C to +85°C	28 QSOP
MAX4572EAI	-40°C to +85°C	28 SSOP
MAX4572EWI	-40°C to +85°C	28 Wide SO
MAX4573CEI	0°C to +70°C	28 QSOP
MAX4573CAI	0°C to +70°C	28 SSOP
MAX4573CWI	0°C to +70°C	28 Wide SO
MAX4573EEI	-40°C to +85°C	28 QSOP
MAX4573EAI	-40°C to +85°C	28 SSOP
MAX4573EWI	-40°C to +85°C	28 Wide SO
MAX4574CEI	0°C to +70°C	28 QSOP
MAX4574CAI	0°C to +70°C	28 SSOP
MAX4574CWI	0°C to +70°C	28 Wide SO
MAX4574EEI	-40°C to +85°C	28 QSOP
MAX4574EAI	-40°C to +85°C	28 SSOP
MAX4574EWI	-40°C to +85°C	28 Wide SO

 $I^2C$  is a trademark of Philips Corp. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND0.3V to +6V
NO, COM_, DOUT to GND (Note 1)0.3V to (V+ + 0.3V)
SCL, SDA, CS, SCLK, DIN, A0, A1 to GND0.3V to +6V
Continuous Current into Any Terminal±10mA
Peak Current (pulsed at 1ms, 10% duty cycle)±50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
QSOP (derate 10.8mW/°C above +70°C)860mW

SSOP (derate 9.5mW/°C above +70 Wide SO (derate 12.5mW/°C above	
Operating Temperature Ranges	
MAX457_C	0°C to +70°C
MAX457_E	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: Signals on NO\_ or COM\_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V+ = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C.}$ ) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCHES	1			1			
Analog Signal Range (Note 3)	V <sub>NO</sub> ,			0		V+	V
On-Resistance	Ron	ICOM_ = 4mA,	T <sub>A</sub> = +25°C		25	35	0
OII-RESISIANCE	KON	$V_{NO}_{-} = 3V,$ $V_{+} = 4.75V$	$T_A = T_{MIN}$ to $T_{MAX}$			45	52
On-Resistance Match	A.D.o.v	$I_{COM} = 4mA,$ $V_{NO} = 3V,$	T <sub>A</sub> = +25°C		0.8	3	0
Between Channels (Note 4)	ΔRon	$V_{NO} = 3V,$ $V_{+} = 4.75V$	TA = TMIN to TMAX			3	
On-Resistance	D=: +=	I <sub>COM</sub> = 4mA; V+ = 4.75V;	T <sub>A</sub> = +25°C		2	6	0
Flatness (Note 5)	R <sub>FLAT</sub>	$V_{NO} = 4.75V$ , $V_{NO} = 1V$ , $2V$ , $3V$	TA = TMIN to TMAX			6	52
NO Off-Leakage	lue (ess)	V <sub>NO</sub> _ = 4.5V, 1V;	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nΛ
Current (Note 6)	INO (OFF)	$V_{COM} = 1V, 4.5V;$ $V_{+} = 5.25V$	TA = TMIN to TMAX	-10		10	IIA
COM_ Off-Leakage	laari (ass)	V <sub>NO</sub> _ = 4.5V, 1V;	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nΛ
Current (Note 6)	ICOM_ (OFF)	$V_{COM} = 1V, 4.5V;$ $V_{+} = 5.25V$	TA = TMIN to TMAX	-10		10	IIA
COM _ On-Leakage	laare (arr	$V_{COM} = 4.5V, 1V;$ $V_{NO} = 4.5V, 1V, or$	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nΛ
Current (Note 6)	ICOM_ (ON)	$V_{NO}_{-} = 4.5V, V_{V}, OI$ floating; $V_{+} = 5.25V$	TA = TMIN to TMAX	-10		10	IIA
AUDIO PERFORMANCE							
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 1kHz, R <sub>L</sub> = 6009 V <sub>NO_</sub> = 2.5V	$\Omega$ , V <sub>NO</sub> = 1V <sub>RMS</sub> ,		0.07		%
Off-Isolation (Note 7)	VISO(A)	$V_{NO\_} = 1V_{RMS}$ , $f_{IN}$ $R_L = 600\Omega$ , Figure 1	= 20kHz,		-90		dB
Channel-to-Channel Crosstalk	V <sub>CT</sub> (A)	$V_{NO\_} = 1V_{RMS}$ , $f_{IN}$ R <sub>S</sub> = 600 $\Omega$ , Figure 1	= 20kHz,		-90		dB

### **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V + = 5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ}\text{C.})$  (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
VIDEO PERFORMANCE	I.						
Off-Isolation (Note 7)	V <sub>ISO(V)</sub>	$V_{NO\_} = 1V_{RMS}$ , $f_{IN}$ R <sub>L</sub> = 50 $\Omega$ , Figure 1	= 1.0MHz,		-50		dB
Channel-to-Channel Crosstalk	V <sub>CT(V)</sub>	$V_{NO}$ = 1 $V_{RMS}$ , fin $R_S = 50\Omega$ , Figure 1	= 1.0MHz,		-52		dB
-3dB Bandwidth	BW	RSOURCE = $50\Omega$ , RL	= 50Ω		>150		MHz
Off-Capacitance	Coff(NO)	f <sub>IN</sub> = 1MHz			9		рF
DYNAMIC TIMING WITH CLICK	LESS MOD	E DISABLED (Notes 8	and 12, Figure 2)				
Turn On Time		V <sub>NO</sub> _ = 1.5V,	T <sub>A</sub> = +25°C		200	500	
Turn-On Time	tonsd	$R_L = 5k\Omega,$ $C_L = 35pF$	TA = TMIN to TMAX			700	ns
Turn Off Times	+	V <sub>NO</sub> _ = 1.5V,	T <sub>A</sub> = +25°C		75	300	ns
Turn-Off Time	toffsd	$R_L = 300\Omega$ , $C_L = 35pF$	TA = TMIN to TMAX			400	ns
Break-Before-Make Time	t <sub>BBM</sub>	MAX4572/MAX4574, $T_A = T_{MIN}$ to $T_{MAX}$	V <sub>NO</sub> = 1.5V,	10	125		ns
DYNAMIC TIMING WITH CLICK	LESS MOD	E ENABLED (Note 8, F	igure 2)				
Turn-On Time	tonse	V <sub>NO</sub> = 1.5V, R <sub>L</sub> = T <sub>A</sub> = +25°C	5k <b>Ω</b> , C <sub>L</sub> = 35pF,		8		ms
Turn-Off Time	toffse	$V_{NO}$ or = 1.5V, $R_L$ $T_A = +25$ °C	= 300Ω, C <sub>L</sub> = 35pF,		3		ms
POWER SUPPLY	1	1		-			
Supply Voltage Range	V+	$T_A = T_{MIN}$ to $T_{MAX}$		+2.7		+5.25	V
Supply Current (Note 9)	I+	All logic inputs = 0 or TA = T <sub>MIN</sub> to T <sub>MAX</sub>	· V+,		6	10	μΑ

#### **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V + = 3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCHES	•						
Analog Signal Range (Note 3)	V <sub>NO</sub> ,			0		V+	V
On-Resistance	Ron	$I_{COM} = 4mA$ , $V_{NO} = 2V$ ,	$T_A = +25^{\circ}C$		43	90	Ω
On-Resistance	KON	$V_{\text{NO}} = -2V_{\text{V}}$ $V_{\text{+}} = 2.7V_{\text{-}}$	$T_A = T_{MIN}$ to $T_{MAX}$			110	32
On-Resistance Match	ΔRON	I <sub>COM</sub> = 4mA, V <sub>NO</sub> = 2V,	T <sub>A</sub> = +25°C		1	5	Ω
Between Channels (Note 4)	AIXON	$V_{NO} = 2.7V$	$T_A = T_{MIN}$ to $T_{MAX}$			5	32

#### **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**

 $(V + = +3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
On-Resistance	R <sub>FI AT</sub>	I <sub>COM</sub> _ = 4mA; V+ = 2.7V;	$T_A = +25^{\circ}C$		4	10	Ω
Flatness (Note 5)	NELAT	V <sub>NO</sub> = 1V, 5V, 2V	$T_A = T_{MIN}$ to $T_{MAX}$			10	
NOOff-Leakage	I <sub>NO</sub> (OFF)	$V_{NO}_{-} = 3V, 0.5V;$ $V_{COM}_{-} = 0.5V, 3V;$	$T_A = +25^{\circ}C$	-0.2	0.01	0.2	nA
Current (Notes 6 and 10)	110(011)	V+ = 3.6V	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	
COM_ Off-Leakage	ICOM_ (OFF)	$V_{NO}_{-} = 3V, 0.5V;$ $V_{COM}_{-} = 0.5V, 3V;$	$T_A = +25^{\circ}C$	-0.2	0.01	0.2	nA
Current (Notes 6 and 10)	ICOIVIL (OFF)	V + = 3.6V	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	117 (
COM _ On-Leakage	ICOM_ (ON)	V <sub>COM</sub> = 3V, 0.5V; V <sub>NO</sub> = 3V, 0.5V,	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nA
Current (Notes 6 and 10)	I COIVIL (OIV)	or floating; V+ = 3.6V	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	117 (
AUDIO PERFORMANCE							
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 1kHz, R <sub>L</sub> = 600 <b>c</b> V <sub>NO</sub> _ = 1.5V	$\mathbf{Q}$ , $V_{NO} = 0.5 V_{RMS}$ ,		0.07		%
Off-Isolation (Note 7)	VISO(A)	V <sub>NO</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> Figure 1	$_{I}$ = 20kHz, $R_{L}$ = 600 $\Omega$ ,		-90		dB
Channel-to-Channel Crosstalk	V <sub>CT(A)</sub>	V <sub>NO</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> Figure 1	$_{I}$ = 20kHz, R <sub>S</sub> = 600 $\Omega$ ,		-90		dB
VIDEO PERFORMANCE	•						
Off-Isolation (Note 7)	V <sub>ISO(V)</sub>	V <sub>NO</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> Figure 1	$_{I}=10MHz$ , $R_{L}=50\Omega$ ,		-50		dB
Channel-to-Channel Crosstalk	V <sub>CT(V)</sub>	V <sub>NO</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> Figure 1	$I = 10MHz$ , $R_S = 50\Omega$ ,		-52		dB
-3dB Bandwidth	BW	RSOURCE = $50\Omega$ , RL =	= 50Ω, C <sub>L</sub> = 35pF		>150		MHz
Off Capacitance	C <sub>OFF</sub> (NO)	f <sub>IN</sub> = 1MHz			9		pF
DYNAMIC TIMING WITH CLIC	KLESS MOD	E DISABLED (Notes 8	and 12, Figure 2)				
Turn-On Time	tonsd	$V_{NO_{-}} = 1.5V$ ,	$T_A = +25^{\circ}C$		300	900	ns
Turn on time	10N2D	$R_L = 5k\Omega$ , $C_L = 35pF$	-71 -101114101/01			1000	113
Turn-Off Time	toffsd	$V_{NO}_{-} = 1.5V,$ $R_{L} = 300\Omega, C_{L} = 35pl$	$T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{MAX}$		100	300 400	ns
Break-Before-Make Time	t <sub>BBM</sub>	V <sub>NO_</sub> = 1.5V, T <sub>A</sub> = T <sub>1</sub>		10	200		ns
DYNAMIC TIMING WITH CLIC	KLESS MOD	E ENABLED (Notes 8 a	and 12, Figure 2)				
Turn-On Time	tonse	V <sub>NO</sub> = 1.5V, R <sub>L</sub> = 5 T <sub>A</sub> = +25°C	kΩ, $C$ L = 35 $p$ F,		8		ms
Turn-Off Time	toffse	V <sub>NO</sub> _ = 1.5V, R <sub>L</sub> = 3 T <sub>A</sub> = +25°C	$800\Omega$ , $C_L = 35pF$ ,		3		ms

#### I/O INTERFACE CHARACTERISTICS


 $(V+=+2.7V \text{ to } +5.25V, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}C.)$ 


SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS, SCL, SC	PA, A0, A1)	'			
\/	V+ = 5V			0.8	V
VIL	V+ = 3V			0.6	V
\/	V+ = 5V	3			V
VIH	V+ = 3V	2			v
V <sub>H</sub> YST			0.2		V
ILEAK	Digital inputs = 0 or V+	-1	0.01	1	μΑ
CIN			5		pF
DA)					
VoL	ISINK = 6mA			0.4	V
Voh	ISOURCE = 0.5mA	V+ - 0.5			V
Figure 3)		,			
f <sub>SCL</sub>		DC		400	kHz
t <sub>BUF</sub>		1.3			μs
t <sub>HD:STA</sub>		0.6			μs
tsu:sto		0.6			μs
thd:dat		0		0.9	μs
tsu:dat		100			ns
t <sub>LOW</sub>		1.3			μs
tHIGH		0.6			μs
t <sub>R</sub>	(Note 11)	20 + 0.1C <sub>b</sub>		300	ns
t <sub>F</sub>	(Note 11)	20 + 0.1C <sub>b</sub>		300	ns
1		'			
f <sub>OP</sub>		DC		2.1	MHz
t <sub>DS</sub>		100			ns
tDH				0	ns
t <sub>DO</sub>	C <sub>LOAD</sub> = 50pF	20		200	ns
tcss		100			ns
tcsh		0			ns
tcsw		200			ns
t <sub>CL</sub>		200			ns
t <sub>CH</sub>		200			ns
t <sub>R</sub>				2	μs
t <sub>F</sub>				2	μs
	VIL VIH VHYST ILEAK CIN DA VOL VOH FIGURE 3) FSCL tBUF tHD:STA tSU:STO tHD:DAT tSU:DAT tLOW tHIGH tR  tF  FOP tDS tDH tDO tCSS tCSH tCSW tCL tR	VIL	CS, SCL, SDA, A0, A1)         VIL         V+ = 5V           VIH         V+ = 5V         3           VHYST         V+ = 3V         2           VHYST         ILEAK         Digital inputs = 0 or V+         -1           CIN         DA           VOL         ISINK = 6mA         V+ - 0.5           Figure 3)         FSCL         DC           tBBF         1.3         1.3           tHD:STA         0.6         0.6           tHD:DAT         0         0.6           tHIGH         0.6         0.6           tHIGH         0.6         0.6           tR         (Note 11)         20 + 0.1Cb           tF         (Note 11)         20 + 0.1Cb           tDH         tDO         CLOAD = 50pF         20           tCSH         0         0           tCSH         0         0           tCSW         200         0           tCH         tCH         200	CS, SCL, SDA, AO, A1)         V; = 5V           Vil         V+ = 5V           VHYST         0.2           ILEAK         Digital inputs = 0 or V+         -1         0.01           Cin         5           DA)         VOL         ISINK = 6MA         V+ -0.5           VOH         ISOURCE = 0.5MA         V+ -0.5           Figure 3)         1.3         V+ -0.5           IBUF         1.3         V+ -0.5           IBUF         0.6         V+ -0.5           IBUF         1.3         V+ -0.5           IBUF         1.3         V+ -0.5           IBUF         0.6         V+ -0.5           IBUF         0.6         V+ -0.5           IBUF         1.3         V+ -0.5           IBUF         0.6         V+ -0.5           IBUF	CS, SCL, SDA, A0, A1)         V1L         V+ = 5V         0.8           VIH         V+ = 5V         3         0.6           VIH         V+ = 5V         3         0.2           VHYST         0.2         0.2         0.2           ILEAK         Digital inputs = 0 or V+         -1 0.01 1         1           CIN         5         5         0.4           VOH         ISINK = 6MA         0.4         0.4           VOH         ISOURCE = 0.5MA         V+ -0.5         0.5           Figure 3)         FSCL         DC         400           tBUF         1.3         0.6         0.6           ISU:STO         0.6         0.6         0.9           ISU:STO         0.6         0.6         0.9           ISU:DAT         100         1.3         0.6           IHICH         0.6         0.6         0.6           IHIGH         0.6         0.6         0.10           IF         (Note 11)         20 + 0.10         0.10           IF         (Note 11)         20 + 0.10         0.10           IDH         0         0.10         0.10           IDH         0         0.0


- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design. Not subject to production testing.
- **Note 4:**  $\Delta R_{ON} = R_{ON}(MAX) R_{ON}(MIN)$ .
- **Note 5:** Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
- Note 6: Leakage parameters are 100% tested at maximum rated temperature, and guaranteed by correlation at TA = +25°C.
- **Note 7:** Off-isolation =  $20 \log [V_{COM} / V_{NO}]$ ,  $V_{COM}$  = output,  $V_{NO}$  = input to off switch.
- Note 8: All timing is measured from the rising clock edge of the ACK bit for 2-wire, and from the rising edge of CS for 3-wire. Turn-off time is defined at the output of the switch for a 0.5V change, tested with a 300Ω load to ground. Turn-on time is measured with a 5kΩ load resistor to GND. All timing is shown with respect to 20% V+ and 70% V+, unless otherwise noted.
- **Note 9:** Supply current can be as high as 2mA per switch during switch transitions in the clickless mode, corresponding to a 28mA total supply transient current requirement.
- Note 10: Leakage testing for single-supply operation is guaranteed by testing with a single +5.25V supply.
- **Note 11:**  $C_b$  = capacitance of one bus line in pF. Tested with  $C_b$  = 400pF.
- Note 12: Typical values are for MAX4573/MAX4574 devices.


Typical Operating Characteristics


 $(V+=+5V, T_A=+25^{\circ}C, unless otherwise noted.)$ 


















Typical Operating Characteristics (continued)


 $(V + = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

















Pin Descriptions

P	IN	NA	ME	FUNCTION	
MAX4571	MAX4572	MAX4571	MAX4572	FUNCTION	
1, 3, 5, 7, 9, 11, 13, 22, 20, 18, 16	-	NO1-NO11	-	Normally Open Terminals	
=	1, 4, 7, 10	_	NO1A-NO4A	Normally Open Terminals	
_	3, 6, 9, 12	-	NO1B-NO4B	Normally Open Terminals	
_	13, 16	-	NO5, NO8	Normally Open Terminals	
_	22, 19, 20, 17	-	NO6A, NO7A, NO6B, NO7B	Normally Open Terminals	
2, 4, 6, 8, 10, 12, 14, 21, 19, 17, 15	2, 5, 8, 11, 14, 21, 18, 15	COM1-COM11	COM1-COM8	Common Terminals	
23	23	GND	GND	Ground	
24	24	A0	A0	LSB + 1 of 2-Wire Serial Interface Address Field	
25	25	A1	A1	LSB + 2 of 2-Wire Serial Interface Address Field	
26	26	SCL	SCL	Clock Input of 2-Wire Serial Interface	
27	27	SDA	SDA	Data Input of 2-Wire Serial Interface	
28	28	V+	V+	Positive Supply Voltage	

Р	IN	NA	ME	FUNCTION
MAX4573	MAX4574	MAX4573	MAX4574	FUNCTION
1, 3, 5, 7, 9, 11, 13, 22, 20, 18, 16	-	NO1-NO11	-	Normally Open Terminals
_	1, 4, 7, 10	_	NO1A-NO4A	Normally Open Terminals
_	3, 6, 9, 12	-	NO1B-NO4B	Normally Open Terminals
-	13, 16	_	NO5, NO8	Normally Open Terminals
-	22, 19, 20, 17	_	NO6A, NO7A, NO6B, NO7B	Normally Open Terminals
2, 4, 6, 8, 10, 12, 14, 21, 19, 17, 15	2, 5, 8, 11, 14, 21, 18, 15	COM1-COM11	COM1-COM8	Common Terminals
23	23	GND	GND	Ground
24	24	CS	CS	Chip Select of 3-Wire Serial Interface
25	25	SCLK	SCLK	Clock Input of 3-Wire Serial Interface
26	26	DIN	DIN	Clock Input of 3-Wire Serial Interface
27	27	DOUT	DOUT	Data Output of 3-Wire Serial Interface
28	28	V+	V+	Positive Supply Voltage




Figure 1. Off-Isolation and Crosstalk




Figure 2. Switching Time

#### \_Detailed Description

The MAX4571–MAX4574 are serial-interface controlled switches with soft-mode "clickless" and hard-mode operating capability. The MAX4571/MAX4573 contain 11 SPST switches, while the MAX4572/MAX4574 contain two SPST switches and six SPDT switches. The SPDT switches are actually 2-to-1 multiplexers, in that each SPDT is really two independent SPST switches with a common node, as shown in the *Pin Configurations*. Each switch is controlled independently by either the SPI or I<sup>2</sup>C interface.

Audio off-isolation is -90dB at 20kHz, crosstalk is at least -90dB at 20kHz, and video off-isolation is at least -50dB at 10MHz.

Each switch of any device may be set to operate in either soft or hard mode. In soft mode, the switching transition is slowed to avoid the audible "clicking" that can occur when switches are used to route audio signals. In hard mode, the switches are not slowed down, making this mode useful when a faster response is required. If a new command is issued while any softmode switch is transitioning, the switch transition time is decreased so it reaches its final state before the new command is executed. Soft mode is the power-up default state for all switches. Switches in the same mode are guaranteed to be break-before-make relative to each other. Break-before-make does not apply between switches operating in different modes.

These devices operate from a single supply of +2.7V to +5.25V. The MAX4571/MAX4572 feature a 2-wire, I<sup>2</sup>C-compatible serial interface, and the MAX4573/MAX4574 feature a 3-wire, SPI/QSPI/MICROWIRE-compatible serial interface.

### \_Applications Information

#### Switch Control

The MAX4571–MAX4574 have a common command and control-bit structure, the differences being only in the interface type (2-wire or 3-wire) and in the switch configurations.

The SWITCHSET command controls the open/closed states of the various switches. MODESET controls soft/hard-mode states of the switches. There are also NO\_OP and RESET commands. The NO\_OP command is useful for daisy-chaining multiple 3-wire parts. The RESET command places a device in a state identical to its power-up state, with all switches open and in soft switching mode.

Table 1 shows the configuration of the command bits and their related commands. Table 2 shows the config-SendByte and WriteWord are trademarks of Philips Corp. uration of the data bits and their related switches. The arrangement of the command bits and the data bits depends on the interface type (2-wire or 3-wire). After a SWITCHSET command is issued, a logic 1 in any data-bit location closes the associated switch, while a logic 0 opens it. After a MODESET command, a logic 1 in any data-bit location sets the associated switch into hard mode, while a logic 0 sets it into soft mode.

#### 2-Wire Serial Interface

The MAX4571/MAX4572 use a 2-wire, I $^2$ C-compatible serial interface requiring only two I/O lines of a standard microprocessor port for communication. These devices use the SendByte $^{\text{TM}}$  and WriteWord $^{\text{TM}}$  protocols. The SendByte protocol is used only for the RESET command. The WriteWord protocol is used for the MODESET and SWITCHSET commands.

The first byte of any 2-wire serial-interface transaction is always the address byte. To address a given chip, the A0 and A1 bits in the address byte (Table 3) must duplicate the values present at the A0 and A1 pins of that chip, and the rest of the address bits must be configured as shown in Table 3. Connect the A0 and A1 pins to V+ or to GND, or drive them with CMOS logic levels.

The second byte is the command byte. The possible commands are RESET, MODESET, and SWITCHSET. RESET sets all switches to the initial power-up state (open and in soft switching mode). The RESET command is executed on the rising clock edge of the acknowledge bit after the command byte. The MODE-SET and SWITCHSET commands are each followed by two data bytes. The first data byte is buffered so all the data latches switch together. MODESET and SWITCH-SET are executed on the rising clock edge of the acknowledge bit after the second data byte. Table 3 details the 2-wire interface data structure. Figures 3 and 4 and the I/O Interface Characteristics detail the timing of the 2-wire serial-interface protocol. All bytes of the transmission, whether address, command, or data, are sent MSB first.

The MAX4571/MAX4572 are receive-only devices and must be controlled by a bus master device. A bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. The slave devices monitor the serial bus continuously, waiting for a start condition followed by an address byte. When a device recognizes its address byte, it acknowledges by pulling the SDA line low for one clock period; it is then ready to accept command and data bytes. The device then issues a similar acknowledgment after the command byte, and again after each data byte. When the master has finished

**Table 1. Command Bit Mapping** 

MSB	MSB - 1	COMMAND	DESCRIPTION
0	0	RESET	Sets all switches open and in soft switching mode.
0	1	MODESET	Sets specified switches to soft or hard mode.
1	0	NO_OP	No Operation.
1	1	SWITCHSET	Sets specified switches open or closed.

**Table 2. Data-Bit Switch Control** 

DATA DIT	М	AX4571/MAX4573	М	AX4572/MAX4574	
DATA BIT	SWITCH	SWITCH TERMINALS	SWITCH	SWITCH TERMINALS	
D13	Х	X	SW8	15, 16	
D12	Х	X	SW5	13, 14	
D11	Х	X	SW7B	17, 18	
D10	SW11	15, 16	SW7A	18, 19	
D9	SW10	17, 18	SW6B	20, 21	
D8	SW9	19, 20	SW6A	21, 22	
D7	SW8	21, 22	SW4B	11, 12	
D6	SW7	13, 14	SW4A	10, 11	
D5	SW6	11, 12	SW3B	8, 9	
D4	SW5	9, 10	SW3A	7, 8	
D3	SW4	7, 8	SW2B	5, 6	
D2	SW3	5, 6	SW2A	4, 5	
D1	SW2	3, 4	SW1B	2, 3	
D0 (LSB)	SW1	1, 2	SW1A	1, 2	

X = Don't care

communicating with the slave, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

#### 3-Wire Serial Interface

The MAX4573/MAX4574 use a 3-wire SPI/QSPI/MICROWIRE-compatible serial interface. An active-low chip-select pin,  $\overline{\text{CS}}$ , enables the device to receive data from the serial input pin, DIN. Command and data information are clocked in on the rising edge of the serial-clock signal (SCLK) MSB first. A total of 16 bits are needed in each write cycle. The write cycle allows two 8-bit-wide transfers if  $\overline{\text{CS}}$  remains low for the entire 16 bits. The command code is contained in the two MSBs of the 16-bit word. The remaining bits control the switches as shown in Table 4. While shifting in the serial data, the device remains in its original configuration. A rising edge on  $\overline{\text{CS}}$  latches the data into the MAX4573/MAX4574 internal registers, initiating the device's change of state. Table 4 shows the details of the 3-wire interface data structure.

Figures 5 and 6 and the *I/O Interface Characteristics* show the timing details of the 3-wire interface. If the two command bits initiate a SWITCHSET command, a logic 1 in a switch control location closes the associated switch, while a logic 0 opens it. If the command bits initiate a MODESET command, a logic 1 in a switch control location sets the associated switch into hard mode, while a logic 0 sets it into soft, "clickless" mode. For command-bit configurations, see Table 1.

#### Using Multiple Devices

There are two ways to connect multiple devices to the same 3-wire serial interface. The first involves using the DOUT pin. DOUT presents a copy of the last bit of the internal shift register, useful for daisy-chaining multiple devices. Data at DOUT are simply the input data delayed by 16 clock cycles, appearing synchronous with SCLK's falling edge. After CS goes high, DOUT holds the last bit in the shift register until new data are shifted into DIN. For a simple interface using several MAX4573/MAX4574 devices, daisy-chain the shift reg-

#### **Table 3. 2-Wire Serial-Interface Data Format**

	Addres	ss Byte								Com	mand E	yte (RESET	Γ)									
	MSB							LSB		MSE	,						LSB					
	0	1	1	0	1	A 1	A 0	0	A C K	0	0	х	х	Х	х	Х	х	A C K	S T P			
W	TCHSE	ET Com	nmand													ı						
	Addres	ss Byte						LCD		-		d Byte (SW	ITCHSET	)			LCD					
	MSB 0	1	1	0	1	A	A	LSB	A	1	ISB	1 X	Х	х	х	Х	LSB	A				
						1	0		C K									C K				
I	MAX	(4571			First [	Data Byte											Second Da	ata Byte				
	MSB								L	.SB		MSB						,,,,		LSB		
	Х	х	2	x	х	Х	SW 11	SW 10		W 9	A C	SW 8	SW 7	S\ 6		SW 5	SW 4	SW 3	SW 2	SW 1	A C	S T
	MAX	(4572									K										K	Р
	MSB	First Data Byte							I	.SB	Second D  B MSB							ata Byte				1
	X	Х	S	w	sw	SW	SW	SW	1	w	A	SW	SW	SI	w	sw	SW	SW	SW	SW	А	S
				В	5	7B	7A	6B		A	C K	4B	4A	31		3A	2B	2A	1B	1A	C K	T P
10	DESET	Comm	and																_			
	Addres	ss Byte								Command Byte (MODESET)  MSB LSB								-				
	MSB 0		1	0	T_1	Τ.	Τ.	0	_	0		1 X	Х		Х	Х	LSB	_	-			
	U	1	Į.	U	1	1 1	A 0		A C K	"		1 X	*	X	*	^		A C K				
	MAX	(4571															·					
	First Data Byte MSB									Second Dail					ta Byte LSB							
	Х	х	2	x	Х	Х	SW 11	SW 10	- 1	w 9	A C	SW 8	SW 7	S\ 6		SW 5	SW 4	SW 3	SW 2	SW 1	A C	S T
											K										K	Р
ı	MAX	MAX4572								_							Second Da	ata Duta				
	First Data Byte  MSB								L	SB MSB					Second Di	ата Буте		LSB				
	Х	Х	s	w	sw	SW	SW	SW	S	w	Α	SW	SW	SI	W	sw	SW	SW	SW	SW	А	s
				В	5	7B	7A	6B	- 1	A	C K	4B	4A	31		3A	2B	2A	1B	1A	C K	T P
	X = Don't	Care										STP = Stop	. Conditio	nn								

Table 4. 3-Wire Serial-Interface Data Format

MAX4573 (11 SPST)															
MSB														LSB	
COMI	MAND	SWITCH CONTROL													
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
C1	C0	Х	Х	Х	SW11	SW10	SW9	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1

MAX4574 (6 SPDT + 2 SPST)															
MSB	MSB														LSB
COMI	MAND						S	WITCH (	CONTRO	)L					
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
C1	C0	SW8	SW5	SW7B	SW7A	SW6B	SW6A	SW4B	SW4A	SW3B	SW3A	SW2B	SW2A	SW1B	SW1A




Figure 3. 2-Wire Serial-Interface Timing Diagram




Figure 4. A Complete 2-Wire Serial-Interface Transmission

isters by connecting DOUT of the first device to DIN of the second, etc. Connect the  $\overline{\text{CS}}$  pins of all devices together. Data are shifted through the MAX4573/MAX4574s in series. When  $\overline{\text{CS}}$  is brought high, all devices are updated simultaneously. If any of the devices in the chain are to be left unchanged, use a NO\_OP command for that device, as shown in Table 1.

An alternate way of connecting multiple devices is to decode the  $\overline{\text{CS}}$  line. In this case the DOUT pin is not used and the DIN pins of all devices are connected together. Address decode logic individually controls the  $\overline{\text{CS}}$  line of each device. When a device is to be selected its  $\overline{\text{CS}}$  line is brought low, data are shifted in, and its  $\overline{\text{CS}}$  is then brought high to execute the command.




Figure 5. 3-Wire Serial-Interface Timing Diagram





Figure 6. A Complete 3-Wire Serial-Interface Transmission


\_Pin Configurations (continued)

\_\_\_\_\_Chip Information





TRANSISTOR COUNT: 5397

Package Information



### \_Package Information (continued)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600