### 查询SN54ABT843FK供应商

- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW) and Shrink
  Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


### description

The 'ABT843 9-bit latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine transparent D-type latches provide true data at the outputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. 捷多邦,专业PCB打样**\$N54AB可843**出**\$**N74ABT843 9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS197D - FEBRUARY 1991 - REVISED MAY 1997



NC - No internal connection

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT843 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT843 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


CDIB is a trademark of Texas Instruments Incorporated.



SCBS197D – FEBRUARY 1991 – REVISED MAY 1997

FUNCTION TABLE										
	INPUTS									
PRE	CLR	OE	LE	D	Q					
L	Х	L	Х	Х	Н					
н	L	L	Х	Х	L					
н	Н	L	Н	L	L					
н	Н	L	н	н	н					
н	Н	L	L	Х	Q <sub>0</sub>					
Х	Х	Н	Х	Х	Q <sub>0</sub> Z					


## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and W packages.



SCBS197D - FEBRUARY 1991 - REVISED MAY 1997



**To Eight Other Channels** 

Pin numbers shown are for the DB, DW, JT, NT, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range , V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V	<sup>′</sup> O−0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT843	
SN74ABT843	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DB package	104°C/W
DW package	
NT package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS197D - FEBRUARY 1991 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

		SN54ABT843		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
ТĄ	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			T <sub>A</sub> = 25°C			SN54ABT843		SN74ABT843		UNIT
PARAMETER				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA					-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		
Maria	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA		3			3		3		V
VOH		I <sub>OH</sub> = -24 mA					2				v
	$V_{CC} = 4.5 \text{ V} \qquad \frac{I_{OH}24 \text{ mA}}{I_{OH} = -32 \text{ mA}}$								2		
Max		$I_{OL} = 48 \text{ mA}$						0.55			V
VOL	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 64 \text{ mA}$					0.55*				0.55	v
V <sub>hys</sub>					100						mV
l	V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$	)			±1		±1		±1	μA
<sup>I</sup> оzн <sup>‡</sup>	$V_{CC} = 5.5 V,$	$V_{CC} = 5.5 \text{ V},  V_{O} = 2.7 \text{ V}$				10		10		10	μΑ
Iozl‡	$V_{CC} = 5.5 V,$	$V_{CC} = 5.5 \text{ V},  V_{O} = 0.5 \text{ V}$				-10		-10		-10	μΑ
l <sub>off</sub>	$V_{CC} = 0,$	VI or VO $\leq 4.5$ V				±100				±100	μA
ICEX	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
۱ <sub>O</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V		-50	-140	-180	-50	-180	-50	-180	mA
			Outputs high		1	250		250		250	μA
ICC	$V_{CC} = 5.5 V, I_{C}$ $V_{I} = V_{CC} \text{ or } G$		Outputs low		24	34		34		34	mA
			Outputs disabled		0.5	250		250		250	μΑ
${}^{\Delta I}CC^{\P}$	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci	V <sub>I</sub> = 2.5 V or 0.5 V				4						pF
Co	$V_{O} = 2.5 V \text{ or } 0$	0.5 V			7						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS197D - FEBRUARY 1991 - REVISED MAY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

				V <sub>CC</sub> =	= 5 V, 25°C	SN54ABT843		SN74A	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
		CLR low		5.5		5.5		5.5		
tw	Pulse duration	PRE low		4.5		4.5		4.5		ns
		LE low		3.3		3.3		3.4		
		Data before LE↓	Low	2.5		2.5		2.5		
	Sotup time		High	3		3		3		ns
t <sub>su</sub>	Setup time	PRE inactive		1.6		1.6		1.6		115
		CLR inactive		2		2		2		
t <sub>h</sub> I	Hold time, data after LE↓	High		1		1		1		-
	Hold time, data after LE↓	Low		1.5†		2.3†		1.5†		ns

<sup>†</sup> This data sheet limit may vary among suppliers.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT843		SN74ABT843		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	D	0	1.2†	3.8	5.2	1.2†	7.8	1.2†	6.7†	20	
<sup>t</sup> PHL		Q	1.5†	3.4	6.3	1.5†	7.3	1.5†	7.2	ns	
<sup>t</sup> PLH	LE	0	1.7†	4.4	5.6	1.7†	8.3	1.7†	7.2†		
<sup>t</sup> PHL		Q	1.9†	4.1	6.3	1.3†	7.2	1.9†	6.9	ns	
<sup>t</sup> PLH		0	2.2	5	6.2	2.2	8.3	2.2	7.4		
<sup>t</sup> PHL	PRE	Q	2.1†	4.1	6.5	2.1†	7.5	2.1†	† 7.2	ns	
<sup>t</sup> PLH		0	2†	4.4	6.3	2†	7.6	2†	7.1		
<sup>t</sup> PHL	CLR	Q	1.9†	4.5	6.8	1.9†	8.1	1.9†	8	ns	
<sup>t</sup> PZH		0	1	3.4	4.5†	1	6.4	1	5.7†		
<sup>t</sup> PZL	OE	Q	2	4.3	5.7†	2	6.6	2	6.5	ns	
<sup>t</sup> PHZ	OE	0	2.4†	4.9	6.2	2.4†	7.3	2.4†	6.8		
<sup>t</sup> PLZ		Q	1.5†	4.2	6.3	1.5†	7	1.5†	5.9†	ns	

<sup>†</sup> This data sheet limit may vary among suppliers.

# SN54ABT843, SN74ABT843 9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS197D – FEBRUARY 1991 – REVISED MAY 1997

### recovery-time waveform





Figure 1. CLR and PRE Pulse Duration, CLR and PRE to Output Delay, and CLR and PRE to Latch-Enable Recovery Time



SCBS197D - FEBRUARY 1991 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





# PACKAGE OPTION ADDENDUM

26-Jul-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9571201Q3A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Level-NC-NC-NC
5962-9571201QKA	ACTIVE	CFP	W	24	1	TBD	Call TI	Level-NC-NC-NC
5962-9571201QLA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	Level-NC-NC-NC
SN74ABT843DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI
SN74ABT843DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPD	Level-1-260C-UNLIM
SN74ABT843DBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPD	Level-1-260C-UNLIM
SN74ABT843DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT843DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT843DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT843DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT843NSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT843NSRE4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT843NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ABT843NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SNJ54ABT843FK	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Level-NC-NC-NC
SNJ54ABT843JT	ACTIVE	CDIP	JT	24	1	TBD	Call TI	Level-NC-NC-NC
SNJ54ABT843W	ACTIVE	CFP	W	24	1	TBD	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



# PACKAGE OPTION ADDENDUM

26-Jul-2005


incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

### **CERAMIC DUAL-IN-LINE**

JT (R-GDIP-T\*\*) 24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



MCFP007 - OCTOBER 1994

### W (R-GDFP-F24)





NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
- E. Index point is provided on cap for terminal identification only.



MLCC006B - OCTOBER 1996

### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




PLASTIC DUAL-IN-LINE PACKAGE

MPDI004 - OCTOBER 1994

### NT (R-PDIP-T\*\*)

#### 24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated