捷多邦,专业PC**SN54ABT46623**ASN54ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS211B - FEBRUARY 1991 - REVISED JANUARY 1997

- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB
 Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16623 are 16-bit transceivers designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing. The 'ABT16623 provide true data at the outputs.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and OEBA. Each output reinforces its input in this configuration. When both OEAB and OEBA are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (32 total) remain at their last states.

SN54ABT16623 . . . WD PACKAGE SN74ABT16623 . . . DGG OR DL PACKAGE (TOP VIEW)

| 10EAB | 1 | U | 48 | b | 1OEBA |
|-------------------|----|---|----|---|----------|
| 1B1 | 2 | | 47 | b | 1A1 |
| 1B2 | 3 | | 46 | ď | 1A2 |
| GND [| 4 | | 45 | | GND |
| 1B3 | 5 | | 44 | þ | 1A3 |
| 1B4 | 6 | | 43 | þ | 1A4 |
| v _{cc} [| 7 | | 42 | þ | V_{CC} |
| 1B5 [| | | 41 | | 1A5 |
| 1B6 [| 9 | | 40 | 1 | 1A6 |
| GND [| 10 | | 39 | | GND |
| 1B7 [| | | 38 | | 1A7 |
| 1B8 | 12 | | 37 | | 1A8 |
| 2B1 | 13 | | 36 | 0 | 2A1 |
| 2B2 | 14 | | 35 | 1 | 2A2 |
| GND | 15 | | 34 | 1 | GND |
| 2B3 | | | | _ | 2A3 |
| 2B4 | | | 32 | 2 | 2A4 |
| v _{cc} [| | | 31 | 0 | V_{CC} |
| 2B5 | | | 30 | 0 | 2A5 |
| 2B6 | | | 29 | _ | 2A6 |
| GND [| 21 | | 28 | 2 | GND |
| 2B7 | | | 27 | _ | 2A7 |
| 2B8 | | | 26 | _ | 2A8 |
| 20EAB | 24 | | 25 | P | 2OEBA |
| | | | | | |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SN54ABT16623, SN74ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS211B - FEBRUARY 1991 - REVISED JANUARY 1997

description (continued)


To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54ABT16623 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16623 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

| INP | UTS | OPERATION |
|------|------|-------------------------------------|
| OEBA | OEAB | OPERATION |
| L | L | B data to A bus |
| L | Н | B data to A bus, A data to B bus |
| Н | L | Isolation |
| Н | Н | A data to B bus |


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|-----------------|
| Input voltage range, V _I (except I/O ports) (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V _O | –0.5 V to 5.5 V |
| Current into any output in the low state, IO: SN54ABT16623 | 96 mA |
| SN74ABT16623 | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | –18 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Package thermal impedance, θ _{JA} (see Note 2): DGG package | 89°C/W |
| DL package | 94°C/W |
| Storage temperature range, T _{stq} | −65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

| | | | | | SN74ABT16623 | | UNIT |
|--|---|-----------------|-----|-----|--------------|-----|------|
| | | | MIN | MAX | MIN | MAX | UNII |
| V _{CC} Supply voltage | | | | 5.5 | 4.5 | 5.5 | V |
| V _{IH} High-level input voltage | | | | EW | 2 | | V |
| V _{IL} | V _{IL} Low-level input voltage | | | | | 0.8 | V |
| V _I Input voltage | | | | VCC | 0 | VCC | V |
| IOH High-level output current | | | | -24 | | -32 | mA |
| loL | I _{OL} Low-level output current | | | | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | A. | 5 | | 5 | ns/V |
| TA | T _A Operating free-air temperature | | | | -40 | 85 | °C |

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABT16623, SN74ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS211B - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | T, | _A = 25°C | ; | SN54ABT16623 | | SN74ABT16623 | | UNIT | |
|--------------------|-------------------|--|---|-----|---------------------|-------|--------------|-------------|--------------|------|------|--|
| PAR | AWEIER | TEST CONDITIONS | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT | |
| VIK | | $V_{CC} = 4.5 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | | -1.2 | | -1.2 | V | |
| | | $V_{CC} = 4.5 \text{ V},$ | $I_{OH} = -3 \text{ mA}$ | 2.5 | | | 2.5 | | 2.5 | | V | |
| Vон | | $V_{CC} = 5 V$, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | 3 | | | |
| VOH | | V _{CC} = 4.5 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | 2 | | | | | |
| | | VCC = 4.5 V | $I_{OH} = -32 \text{ mA}$ | 2* | | | | | 2 | | | |
| VOL | | V _{CC} = 4.5 V | $I_{OL} = 48 \text{ mA}$ | | | 0.55 | | 0.55 | | | V | |
| VOL | | VCC = 4.5 V | $I_{OL} = 64 \text{ mA}$ | | | 0.55* | | | | 0.55 | V | |
| V _{hys} | | | | | 100 | | | | | | mV | |
| l _l | Control inputs | V _{CC} = 5.5 V, | V _I = V _{CC} or GND | | | ±1 | | ±1 | | ±1 | μА | |
| | A or B ports | | | | | ±100 | | ±100 | | ±100 | | |
| lozh [‡] | | $V_{CC} = 5.5 \text{ V},$ | V _O = 2.7 V | | | 50 | | 50 | | 50 | μΑ | |
| lozL [‡] | | $V_{CC} = 5.5 \text{ V},$ | V _O = 0.5 V | | | -50 | 4 | – 50 | | -50 | μΑ | |
| l _{off} | | $V_{CC} = 0$, | V_I or $V_O \le 4.5 \text{ V}$ | | | ±100 | 2/ | | | ±100 | μΑ | |
| ICEX | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | Ongc | 50 | | 50 | μΑ | |
| I _O § | | $V_{CC} = 5.5 \text{ V},$ | V _O = 2.5 V | -50 | -100 | -180 | - 50 | -180 | -50 | -180 | mA | |
| | | V _{CC} = 5.5 V, | Outputs high | | | 2 | | 2 | | 2 | | |
| ICC | A or B ports | $I_{O} = 0$, | Outputs low | | | 35 | | 35 | | 35 | mA | |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | | 2 | | 2 | | 2 | | |
| | Data inputs Or Ot | V _{CC} = 5.5 V, One input at 3.4 V, | Outputs enabled | | | 1 | | 1.5 | | 1 | | |
| ∆I _{CC} ¶ | | | Outputs disabled | | | 0.05 | | 0.05 | | 0.05 | mA | |
| | Control inputs | $V_{CC} = 5.5 \text{ V}$, One in Other inputs at V_{CC} | | | | 1.5 | | 1.5 | | 1.5 | | |
| C _i | Control inputs | V _I = 2.5 V or 0.5 V | | | 3 | | | | | | pF | |
| C _{io} | A or B ports | V _O = 2.5 V or 0.5 V | | | 8 | | | | | | pF | |

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT16623, SN74ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS211B - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM TO (INPUT) (OUTPUT) | | V _{CC} = 5 V, T _A = 25°C | | | SN54ABT16623 | | SN74ABT16623 | | UNIT |
|------------------|--------------------------|-------------------|---|-----|-----|--------------|-----|--------------|-----|------|
| | (INFOT) | (001701) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | A or B | B or A | 1 | 2 | 3.2 | 1 | 3.7 | 1 | 3.6 | ns |
| ^t PHL | | | 1 | 2.2 | 3.4 | 1 2 | 4.4 | 1 | 4.3 | |
| ^t PZH | OEBA or OEAB | BA or OEAB A or B | 1.1 | 3 | 4 | 1.1 | 5 | 1.1 | 4.9 | ns |
| t _{PZL} | | | 1.4 | 3.3 | 4.9 | 1.4 | 6.2 | 1.4 | 6 | 115 |
| t _{PHZ} | OEBA or OEAB | A or B | 1 | 3.5 | 4.9 | 0 1 | 6.2 | 1 | 6 | ns |
| tPLZ | | AOIB | 1.4 | 2.8 | 4.7 | 1.4 | 5.6 | 1.4 | 5.4 | 115 |

SCBS211B - FEBRUARY 1991 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated