捷多邦,专业PCB打样工厂,24小时**SNFJ4AL**VCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES038D - JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments
 Widebus ™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

DGG OR DL PACKAGE (TOP VIEW)

1CLR	$ _{1}$	56	1CLK
10E	2	55	1CLKEN
1Q1 [3	54] 1D1
GND [4	53	GND
1Q2	5	52] 1D2
1Q3 [6	51] 1D3
V _{CC} [7	50]v _{cc}
1Q4 [8	49] 1D4
1Q5 [9	48] 1D5
1Q6 [10	47] 1D6
GND [11	46] GND
1Q7 [12	45] 1D7
1Q8 [13	44] 1D8
1Q9 [14	43] 1D9
2Q1	15	42] 2D1
2Q2	16	41] 2D2
2Q3 [17	40] 2D3
GND [18	39] GND
2Q4 [19	38] 2D4
2Q5 [20	37] 2D5
2Q6 [21	36] 2D6
V _{CC} [22	35]v _{cc}
2Q7 [23	34	2D7
2Q8 [24	33	2D8
GND [25	32	GND
2Q9	26	31] 2 <u>D</u> 9
20E	27	30	2CLKEN
2CLR	28	29]2CLK

A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16823 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.




SCES038D - JULY 1995 - REVISED FEBRUARY 1999

FUNCTION TABLE (each 9-bit flip-flop)

		INPUTS			OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Χ	Χ	L
L	Н	L	\uparrow	Н	Н
L	Н	L	\uparrow	L	L
L	Н	L	L	Χ	Q ₀
L	Н	Н	Χ	Х	Q ₀
Н	Χ	Χ	Χ	Χ	Z


logic symbol†




 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Eight Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Continuous output current, I _O	
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{sto}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES038D – JULY 1995 – REVISED FEBRUARY 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
	High-level input voltage $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	Input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	VCC	V	
Vo	Output voltage		0	Vcc	V	
		V _{CC} = 1.65 V		-4		
	/I Input voltage /O Output voltage	V _{CC} = 2.3 V		-12	mA	
I 'OH	riigii-level output current	$V_{CC} = 2.7 \text{ V}$		-12	IIIA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Low lovel output ourrent	V _{CC} = 2.3 V		12		
IOL	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	mA	
		VCC = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES038D – JULY 1995 – REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT		
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2				
		I _{OH} = -4 mA		1.65 V	1.2					
Voll		I _{OH} = -6 mA		2.3 V	2					
Voн		2.3 V	1.7			V				
		$I_{OH} = -12 \text{ mA}$		2.7 V	2.2					
				3 V	2.4					
		I _{OH} = -24 mA		3 V	2					
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2			
		I _{OL} = 4 mA		1.65 V			0.45			
\/-·		I _{OL} = 6 mA		2.3 V			0.4			
VOL			2.3 V			0.7	V			
		I _{OL} = 12 mA	2.7 V			0.4				
		I _{OL} = 24 mA	3 V			0.55				
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ		
		V _I = 0.58 V		1.65 V	25					
		V _I = 1.07 V		1.65 V	-25					
		V _I = 0.7 V		2.3 V	45					
I _{I(hold)}		V _I = 1.7 V		2.3 V	-45			μΑ		
		V _I = 0.8 V		3 V	75					
		V _I = 2 V		3 V	-75					
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500				
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ		
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ		
ΔlCC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ		
	Control inputs	V. Vaaar CND		0.014		4.5		pF		
Ci	Data inputs	V _I = V _{CC} or GND		3.3 V		6.5				
Со	Outputs	$V_O = V_{CC}$ or GND		3.3 V		7		pF		

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES038D – JULY 1995 – REVISED FEBRUARY 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			v _{CC} =	1.8 V	V _{CC} =	2.5 V	V _{CC} =	2.7 V	V _{CC} =		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			†		150		150		150	MHz	
	Pulse duration	CLR low	†		3.3		3.3		3.3		ns	
t _W		CLK high or low	†		3.3		3.3		3.3			
		CLR inactive	†		0.7		0.7		0.8		ns	
	Catur time	Data low before CLK↑	†		1.6		1.6		1.3			
^l su	t _{SU} Setup time	Data high before CLK↑	†		1.1		1.1		1			
		CLKEN low before CLK↑	†		1.9		1.9		1.5			
	Data low after CLK↑	†		0.5		0.5		0.5				
th	Hold time	Data high after CLK↑	†		0.1		0.1		0.8		ns	
		CLKEN low after CLK↑	†		0.3		0.3		0.4			

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(1141 01)	(0011 01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}			†		150		150		150		MHz	
	CLK	Q		†	1	5.8		5.2	1	4.5	20	
^t pd	CLR	Q		†	1	5.4		5.2	1.2	4.6	ns	
t _{en}	ŌĒ	Q		†	1	6		5.7	1	4.8	ns	
^t dis	ŌĒ	Q		†	1.1	5.4		4.7	1.3	4.5	ns	

[†] This information was not available at the time of publication.

operating characteristics, T_A = 25°C


PARAMETER		TEST COM	PIDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
		TEST CONDITIONS		TYP	TYP	TYP	ONII	
<u> </u>	Power dissipation	Outputs enabled	C: - 50 pF	f = 10 MHz	†	27	30	pF
Cpd	capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	I = 10 MINZ	†	16	18	pΓ

[†] This information was not available at the time of publication.

ENABLE AND DISABLE TIMES

SCES038D - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.

PROPAGATION DELAY TIMES


- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES038D - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tplH and tpHL are the same as tod.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated