#### 查询SN74CBT16213DGG供应商

## 捷多邦,专业PCB打样工厂,24小时加**急N子**4CBT16213 24-BIT FET BUS-EXCHANGE SWITCH

SCDS026F - MAY 1995 - REVISED MAY 1998

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

#### description

The SN74CBT16213 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger that provides data exchanging between the four signal ports via the data-select (S0–S2) terminals.

The SN74CBT16213 is characterized for operation from –40°C to 85°C.

DGG, DG	iv, or d (top vi		
	(TOP VI 1 2 3 4 5 6 7 8 9 10 11	<b>EW</b> ) 556 555 54 53 52 51 50 49 48 40 40 43 42 41 40 39 38 37 36	
9A2 [ 10A1 [ 10A2 [	22 23 24	35 34 33	9B2 10B1 10B2
10A1 [	23	34 33 32	10B1
12A1 [ 12A2 [	27 28	30 29	]12B1 ]12B2

#### FUNCTION TABLE

E	INPUTS		INPUTS/0	OUTPUTS	FUNCTION		
	S2	S1	S0	A1	A2	FONCTION	
Г	L	L	L	Z	Z	Disconnect	
	L	L	Н	B1	Z	A1 port = B1 port	
	L	Н	L	B2	Z	A1 port = B2 port	
	L	Н	Н	Z	B1	A2 port = B1 port	
	Н	L	L	Z	B2	A2 port = B2 port	
	Н	L	Н	A2 and B2	A1 and B2	A1 port = A2 port = B2 port	
	н	н	1250	B1	B2	A1 port = B1 port A2 port = B2 port	
-	Ĥ <sup>N</sup>	н	Н	B2	B1	A1 port = B2 port A2 port = B1 port	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74CBT16213 24-BIT FET BUS-EXCHANGE SWITCH

SCDS026F - MAY 1995 - REVISED MAY 1998

## logic diagram (positive logic)





SCDS026F - MAY 1995 - REVISED MAY 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DGG package	
	DGV package	
	DL package	
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDIT	IONS	MIN	TYP‡	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lı = -18 mA				-1.2	V	
		$V_{CC} = 0,$	V <sub>I</sub> = 5.5 V				10		
I		V <sub>CC</sub> = 5.5 V,	$V_I = 5.5 V \text{ or GND}$				±1	μA	
ICC		V <sub>CC</sub> = 5.5 V,	IO = 0,	$V_I = V_{CC}$ or GND			3	μA	
∆ICC§	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA	
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				4.5		pF	
0	B port		00.04 00			8.5			
Cio(OFF) A port	$V_{O} = 3 V \text{ or } 0,$	S0, S1, or S2 = V <sub>CC</sub>			8		pF		
A to B or B to A ron¶ A1 to A2		$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	lj = 15 mA		14	20		
			N/- 0	lj = 64 mA		5	7		
	V <sub>CC</sub> = 4.5 V	$V_{I} = 0$	lj = 30 mA		5	7			
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		8	15	Ω	
	A1 to A2	$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	lj = 15 mA		22	30	52	
				lj = 64 mA		10	14		
		$V_{CC} = 4.5 V$ $V_{I} = 0$ $V_{I} = 2.4 V,$	vi=0	lj = 30 mA		10	14		
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		16	22		

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




### SN74CBT16213 24-BIT FET BUS-EXCHANGE SWITCH

SCDS026F - MAY 1995 - REVISED MAY 1998

#### switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4 V	V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN MAX	MIN	MAX	
. +	A or B	B or A	0.35		0.25	ns
t <sub>pd</sub> †	A1	A2	0.5		0.5	
ten	S	A or B	12.4	3.2	11.1	ns
t <sub>dis</sub>	S	A or B	12.4	2.3	11.9	ns
ten	S0	A2 and B2	11.5	4	10.9	ns
<sup>t</sup> dis	SO	A2 and B2	12.8	5.7	12	ns


<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tp71 and tp7H are the same as ten.
- G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated