SCDS010H - MAY 1995 - REVISED OCTOBER 1998

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

#### description

The SN74CBT16233 is a 16-bit 1-of-2 FET multiplexer/demultiplexer used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path. This device can be used for memory interleaving, where two different banks of memory need to be addressed simultaneously. The device can be used as two 8-bit to 16-bit multiplexers or as one 16-bit to 32-bit multiplexer.

Two select (SEL1 and SEL2) inputs control the data flow. When the TEST inputs are asserted, the A port is connected to both the B1 and the B2 ports. SEL1, SEL2, and the TEST inputs can be driven with a 5-V CMOS, a 5-V TTL, or a low-voltage TTL driver.

The device is specified by design not to have through current when switching directions.

The SN74CBT16233 is characterized fo operation from 0°C to 70°C.

## DGG, DGV, OR DL PACKAGE (TOP VIEW)

1				1
1A [	1	$\cup$	56	]1B1
2B1	2		55	]1B2
2B2	3		54	]2A
3A [	4		53	] 3B1
4B1 [	5		52	] 3B2
4B2 [	6		51	] 4A
5A [	7		50	]5B1
6B1 [	8		49	]5B2
6B2 [	9		48	]6A
7A [	10		47	] 7B1
8B1 [	11		46	] 7B2
8B2 [	12		45	]8A
GND [	13			GND
V <sub>CC</sub> [	14		43	] V <sub>CC</sub>
9A [	15		42	] 9B1
10B1 [	16		41	] 9B2
10B2 [	17		40	] 10A
11A [	18		39	] 11B1
12B1 [	19		38	] 11B2
12B2 [	20		37	] 12A
13A [	21		36	] 13B1
14B1 [	22		35	] 13B2
14B2 [	23		34	] 14A
15A 🛚	24		33	15B1
16B1	25		32	15B2
16B2	26			]16A
TEST1[	27		30	SEL1
TEST2	28		29	SEL2

# FUNCTION TABLE (each multiplexer/demultiplexer)

INP	UTS	FUNCTION		
SEL	TEST	FUNCTION		
L	L	A = B1		
Н	L	A = B2		
Х	Н	A = B1 and A = B2		


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74CBT16233 16-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS010H - MAY 1995 - REVISED OCTOBER 1998

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		$0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Continuous channel current		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DGG package	81°C/W
	DGV package	86°C/W
	DL package	74°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level control input voltage	2		V
V <sub>IL</sub>	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	0	70	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

## SN74CBT16233 16-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS010H - MAY 1995 - REVISED OCTOBER 1998

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2	V
ļ.,		$V_{CC} = 0$ ,	V <sub>I</sub> = 5.25 V				10	μΑ
<sup>1</sup> 1		$V_{CC} = 5.25 \text{ V},$	$V_I = 5.25 \text{ V or GND}$				±1	μΑ
Icc		$V_{CC} = 5.25 \text{ V},$	$I_{O} = 0,$	$V_I = V_{CC}$ or GND			3	μΑ
∆lcc <sup>‡</sup>	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				4.5		pF
C <sub>io(OFF)</sub>	)	$V_O = 3 V \text{ or } 0$				4		pF
r <sub>on</sub> §			V. 0	I <sub>I</sub> = 64 mA		5	7	
		V <sub>CC</sub> = 4.75 V	V <sub>I</sub> = 0	I <sub>I</sub> = 30 mA		5	7	Ω
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		7	12	

### switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>pd</sub> ¶	A or B	B or A		0.25	ns
t <sub>pd</sub>	SEL	А	1.6	5.3	ns
<sup>t</sup> en	TEST or SEL	В	1.3	5.2	ns
t <sub>dis</sub>	TEST or SEL	В	1	5.3	ns


The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND. § Measured by the voltage drop between A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS010H - MAY 1995 - REVISED OCTOBER 1998

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \, \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated