捷多邦,专业PCE**SNE4EV.T246543**為**SNF**4LVT16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS148C - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus™ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes
 PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16543 ... WD PACKAGE SN74LVT16543 ... DGG OR DL PACKAGE (TOP VIEW)

1 <mark>OEAB</mark>	1	U	56	1OEBA
	2		55	1LEBA
	3			1CEBA
GND	4		53	GND
	5		52] 1B1
	6		51] 1B2
V_{CC}	7		50] v _{cc}
1A3	8] 1B3
1A4	9] 1B4
1A5	10		47] 1B5
GND	11		46	GND
1A6	12		45] 1B6
1A7	13] 1B7
1A8	14		43	
2A1	15		42] 2B1
	16		41] 2B2
2A3	[] 17		40	
GND	18		39] GND
2A4	19		38] 2B4
	20		37	L
2A6	21		36] 2B6
V_{CC}	22		35] V _{CC}
	23		34	2B7
	24		33] 2B8
GND	25		32	GND
2CEAB	26			2CEBA
2LEAB	27		30	
2OEAB	28		29	2OEBA

description

The 'LVT16543 are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEAB}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated



SCBS148C - MAY 1992 - REVISED JULY 1995


description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16543 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16543 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LVT16543 is characterized for operation from -40° C to 85°C.


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels





SCBS148C - MAY 1992 - REVISED JULY 1995

FUNCTION TABLE[†] (each 8-bit section)

	OUTPUT			
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Χ	Z
Х	Χ	Н	X	Z
L	Н	L	Χ	в ₀ ‡
L	L	L	L	L
L	L	L	Н	Н

[†]A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC} –0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT16543
SN74LVT16543 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT16543
SN74LVT16543 64 mA
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$)
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package
DL package 1.4 W
Storage temperature range, T _{stg} –65°C to 150°C

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

		SN54LV	T16543	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage		2	EN	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current		Ċ	-24		-32	mA
l _{OL}	Low-level output current		20	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	750	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



[‡] Output level before the indicated steady-state input conditions were established

SCBS148C - MAY 1992 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS				4LVT16	543	SN7	'4LVT16	543	UNIT	
PARAMETER	"	EST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII	
VIK	$V_{CC} = 2.7 \text{ V},$	$I_{ } = -18 \text{ mA}$				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	$I_{OH} = -100 \mu A$		VCC-C).2		VCC-0				
\/a	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			2.4			V	
VOH	VCC = 3 V	$I_{OH} = -24 \text{ mA}$		2						V	
	vCC = 3 v	$I_{OH} = -32 \text{ mA}$					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
\/a:		I _{OL} = 16 mA				0.4	0.4			\ _\	
VOL	VCC = 3 V	$I_{OL} = 32 \text{ mA}$			0.5	0.5			V		
	ACC = 2 A	I _{OL} = 48 mA	0.55								
		I _{OL} = 64 mA		3					1		
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	Control inputs		Ą	±1			±1		
	$V_{CC} = 0$ or MAX ‡ ,	V _I = 5.5 V	Control inputs		Q.	10			10		
l _l	V _{CC} = 3.6 V	V _I = 5.5 V		20		20		20	μΑ		
		$V_I = V_{CC}$	A or B ports§	5			5				
		V _I = 0		9		-10			-10		
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5	V	Ų					±100	μΑ	
ha is	VCC = 3 V	V _I = 0.8 V	A or B ports	75			75			μА	
l(hold)	vCC = 3 v	V _I = 2 V	A of B ports	-75			-75			μΑ	
IOZH	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				1			1	μΑ	
lozL	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$	_			-1			-1	μΑ	
			Outputs high	0.12		0.12		0.12			
Icc	$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	$I_{O}=0,$	Outputs low			5		mA			
	V1 = VCC 6/ G/12		Outputs disabled	0.12			0.12				
ΔICC¶	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ Other inputs at V_{CC} or	One input at V _{CC} - r GND	– 0.6 V,			0.2			0.2	mA	
C _i	$V_I = 3 V \text{ or } 0$				4			4		pF	
C _{io}	V _O = 3 V or 0				13			13		pF	



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]mbox{\colored}\xspace^{\col$

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS148C - MAY 1992 - REVISED JULY 1995

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN54LVT16543				SN74LVT16543				
				V _{CC} =		V _{CC} =	2.7 V	V _{CC} =		V _{CC} =	2.7 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _W	Pulse durati	on, LEAB or LEBA low		3.3		3.3		3.3		3.3		ns	
		A or B before LEAB↑ or	Data high	0.8		0.5		0.8		0.5		ns	
l	LEBA↑	Data low	1.5		1.9		1.5		1.9		115		
เรน	t _{Su} Setup time	A or B before CEAB↑ or CEBA↑	Data high	0.7		0.4		0.7		0.4		no	
			Data low	1.6		1.9		1.6		1.9		ns	
		A or B after LEAB↑ or	Data high	0.8	2/2	0		0.8		0		ns	
t _h Hold time	LEBA↑	Data low	1.2	000	1.3		1.2		1.3		115		
	A or B after CEAB↑ or	Data high	0.8	Q	0		0.8		0		no		
	CEBA↑	Data low	1.3		1.4		1.3		1.4		ns		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				SN54LV	T16543								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		v vcc		2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
^t PLH	A or B	B or A	1.4	5		5.8	1.4	2.7	4.6		5.5	ns	
t _{PHL}	AUB	BULA	1.3	4.7		5.9	1.3	2.9	4.6		5.8	115	
^t PLH	LE	A or B	1.3	6.8	N.	8.5	1.7	3.7	6.3		8.1	ns	
t _{PHL}	LE	AOIB	1.5	6.5	1/2:	8.3	1.9	3.7	6		7.8	115	
^t PZH	ŌĒ	A or B	1.4	6	Q-7-	7.7	1.5	3.3	5.8		7.6	ns	
t _{PZL}	OE	AOIB	1.6	6.3	,	8.4	1.6	3.3	6.2		8.2	115	
^t PHZ	ŌĒ	OF.	A or B	2	6.7		7.3	2	4.1	6.5		7.1	ns
tPLZ		AUB	2.7	6		6.2	2.7	3.9	5.8		5.9	115	
^t PZH	CE	A or B	1.4	6.2		7.7	1.5	3.3	6		7.6	no	
^t PZL		CE A OIB	1.6	6.6		8.5	1.7	3.3	6.4		8.3	ns	
^t PHZ	CE	A or B	2	6.6		7.2	2	4.1	6.4		7.1	no	
tPLZ	CE	AUIB	2.6	5.6		5.9	2.6	4	5.4		5.6	ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS148C - MAY 1992 - REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated