



**64K x 32  
3.3V Synchronous SRAM  
Flow-Through Outputs  
Burst Counter, Single Cycle Deselect**

**IDT71V633**

**Features**

- ◆ 64K x 32 memory configuration
- ◆ Supports high performance system speed  
Commercial:  
— 11 11ns Clock-to-Data Access (50 MHz)  
Commercial and Industrial:  
— 12 12ns Clock-to-Data Access (50 MHz)
- ◆ Single-cycle deselect functionality (Compatible with Micron Part # MT58LC64K32B2LG-XX)
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- ◆ Power down controlled by ZZ input
- ◆ Single 3.3V power supply (+10/-5%)
- ◆ Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP).

**Description**

The IDT71V633 is a 3.3V high-speed 2,097,152-bit (2-Mbit) SRAM organized as 64K x 32 with full support of various processor interfaces including the Pentium™ and PowerPC™. The flow-through burst archi-

ecture provides cost-effective 2-1-1-1 performance for processors up to 50 MHz.

The IDT71V633 SRAM contains write, data-input, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V633 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the LBO input pin.

The IDT71V633 SRAM utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

**Pin Description**

A0-A15	Address Inputs	Input	Synchronous
$\overline{CE}$	Chip Enable	Input	Synchronous
CS <sub>0</sub> , $\overline{CS}_1$	Chips Selects	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$\overline{GW}$	Global Write Enable	Input	Synchronous
$\overline{BWE}$	Byte Write Enable	Input	Synchronous
$\overline{BW}_1$ - $\overline{BW}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock Input	Input	N/A
$\overline{ADV}$	Burst Address Advance	Input	Synchronous
$\overline{ADSC}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{ADSP}$	Address Status (Processor)	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O <sub>0</sub> -I/O <sub>31</sub>	Data Input/Output	I/O	Synchronous
VDD, VDDQ	Core and I/O Power Supply (3.3V)	Power	N/A
VSS, VSSQ	Array Ground, I/O Ground	Power	N/A



## Pin Definitions<sup>(1)</sup>


Symbol	Pin Function	I/O	Active	Description
A0–A15	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overline{ADSC}$ Low or $\overline{ADSP}$ Low and $\overline{CE}$ Low.
$\overline{ADSC}$	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{ADSC}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSC}$ is NOT gated by $\overline{CE}$ .
$\overline{ADSP}$	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{ADSP}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSP}$ is gated by $\overline{CE}$ .
$\overline{ADV}$	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{ADV}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
$\overline{BWE}$	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW1}$ – $\overline{BW4}$ . If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BWx}$ inputs are passed to the next stage in the circuit. A byte write can still be blocked if $\overline{ADSP}$ is LOW at the rising edge of CLK. If $\overline{ADSP}$ is HIGH and $\overline{BWx}$ is LOW at the rising edge of CLK then data will be written to the SRAM. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
$\overline{BW1}$ – $\overline{BW4}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW1}$ controls I/O(7:0), $\overline{BW2}$ controls I/O(15:8), etc. Any active byte write causes all outputs to be disabled. $\overline{ADSP}$ LOW disables all byte writes. $\overline{BW1}$ – $\overline{BW4}$ must meet specified setup and hold times with respect to CLK.
$\overline{CE}$	Chip Enable	I	LOW	Synchronous chip enable. $\overline{CE}$ is used with $\overline{CS0}$ and $\overline{CS1}$ to enable the IDT71V633. $\overline{CE}$ also gates $\overline{ADSP}$ .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
$\overline{CS0}$	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. $\overline{CS0}$ is used with $\overline{CE}$ and $\overline{CS1}$ to enable the chip.
$\overline{CS1}$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{CS1}$ is used with $\overline{CE}$ and $\overline{CS0}$ to enable the chip.
$\overline{GW}$	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. $\overline{GW}$ supercedes individual byte write enables.
I/O <sub>0</sub> –I/O <sub>31</sub>	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Only the data input path is registered and triggered by the rising edge of CLK. Outputs are Flow-Through.
$\overline{LBO}$	Linear Burst	I	LOW	When $\overline{LBO}$ is HIGH the Interleaved Order (Intel) burst sequence is selected. When $\overline{LBO}$ is LOW the Linear (PowerPC) burst sequence is selected. $\overline{LBO}$ has an internal pull-up resistor.
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state. When $\overline{OE}$ is LOW the data output drivers are enabled if the chip is also selected.
V <sub>DD</sub>	Power Supply	N/A	N/A	3.3V core power supply inputs.
V <sub>DDQ</sub>	Power Supply	N/A	N/A	3.3V I/O power supply inputs.
V <sub>SS</sub>	Ground	N/A	N/A	Core ground pins.
V <sub>SSQ</sub>	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V633 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. ZZ has an internal pull-down resistor.

3780 tbl 02

### NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

### Functional Block Diagram



3780 drw 01

## Absolute Maximum DC Ratings<sup>(1)</sup>

Symbol	Rating	Value	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	1.2	W
I <sub>OUT</sub>	DC Output Current	50	mA

3780 tbl 05

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>DD</sub>, V<sub>DDQ</sub> and input terminals only.
- I/O terminals.

## Capacitance

(T<sub>A</sub> = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	4	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	8	pF

3780 tbl 06

### NOTE:

- This parameter is guaranteed by device characterization, but not production tested.

## Recommended Operating Temperature and Supply Voltage

Grade	Temperature	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	0V	3.3V+10/-5%	3.3V+10/-5%
Industrial	-40°C to +85°C	0V	3.3V+10/-5%	3.3V+10/-5%

3780 tbl 03

## Recommended DC Operating Conditions


Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.63	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.63	V
V <sub>SS</sub> , V <sub>SSQ</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0 <sup>(1)</sup>	—	V <sub>DDQ</sub> +0.3 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(3)</sup>	—	0.8	V

3780 tbl 04

### NOTES:

- V<sub>IH</sub> and V<sub>IL</sub> as indicated is for both input and I/O pins.
- V<sub>IH</sub> (max) = 6.0V for pulse width less than t<sub>cy</sub>/2, once per cycle.
- V<sub>IL</sub> (min) = -1.0V for pulse width less than t<sub>cy</sub>/2, once per cycle.

## Pin Configuration



## Top View TQFP

### NOTES

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is  $\leq V_{IL}$ .
2. Pin 64 can be left unconnected and the device will always remain in active mode.

### Synchronous Truth Table(1, 2)

Operation	Address Used	$\overline{CE}$	$CS_0$	$\overline{CS}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_x$	$\overline{OE}^{(3)}$	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	Hi-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DIN
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DIN
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	Hi-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	Hi-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DIN
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DIN
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	Hi-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	↑	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	↑	DIN

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. ZZ = LOW for this table.
3.  $\overline{OE}$  is an asynchronous input.

### Synchronous Write Function Truth Table<sup>(1)</sup>

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 <sup>(2)</sup>	H	L	L	H	H	H
Write Byte 2 <sup>(2)</sup>	H	L	H	L	H	H
Write Byte 3 <sup>(2)</sup>	H	L	H	H	L	H
Write Byte 4 <sup>(2)</sup>	H	L	H	H	H	L

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

3780 tbl 08

### Asynchronous Truth Table<sup>(1)</sup>

Operation	$\overline{OE}$	$\overline{ZZ}$	I/O Status	Power
Read	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>31</sub> )	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O <sub>0</sub> –I/O <sub>31</sub> )	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

3780 tbl 09

### Interleaved Burst Sequence Table ( $\overline{LBO}=V_{DD}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3780 tbl 10

### Linear Burst Sequence Table ( $\overline{LBO}=V_{SS}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3780 tbl 11

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 3.3V +10/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	—	5	μA
I <sub>LI</sub>	ZZ & $\overline{\text{LB}}\overline{\text{O}}$ Input Leakage Current <sup>(1)</sup>	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	—	30	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{\text{CE}} \geq V_{IH}$ or $\overline{\text{OE}} \geq V_{IH}$ , V <sub>OUT</sub> = 0V to V <sub>DD</sub> , V <sub>DD</sub> = Max.	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5mA, V <sub>DD</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -5mA, V <sub>DD</sub> = Min.	2.4	—	V

3780 tbl 12

**NOTE:**

1. The  $\overline{\text{LB}}\overline{\text{O}}$  pin will be internally pulled to V<sub>DD</sub> if it is not actively driven in the application and the ZZ pin will be internally pulled to V<sub>SS</sub> if not actively driven.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (V<sub>HD</sub> = V<sub>DDQ</sub>-0.2V, V<sub>LD</sub> = 0.2V)

Symbol	Parameter	Test Conditions	IDT71V633S11 <sup>(3)</sup>		IDT71V633S12		Unit
			Com'l	Ind'l	Com'l	Ind'l	
I <sub>DD</sub>	Operating Core Power Supply Current	Device Selected, Outputs Open, V <sub>DD</sub> = Max., V <sub>DDQ</sub> = Max., V <sub>IN</sub> ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> <sup>(2)</sup>	160	—	150	150	mA
I <sub>SB</sub>	Standby Core Power Supply Current	Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>DDQ</sub> = Max., V <sub>IN</sub> ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> <sup>(2)</sup>	45	—	40	40	mA
I <sub>SB1</sub>	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>DDQ</sub> = Max., V <sub>IN</sub> ≥ V <sub>HD</sub> or ≤ V <sub>LD</sub> , f = 0 <sup>(2)</sup>	15	—	15	15	mA
I <sub>ZZ</sub>	Full Sleep Mode Core Power Supply Current	ZZ ≥ V <sub>HD</sub> , V <sub>DD</sub> = Max.	15	—	15	15	mA

3780 tbl 13

**NOTES:**

- All values are maximum guaranteed values.
- At f = f<sub>MAX</sub>, inputs are cycling at the maximum frequency of read cycles of 1/t<sub>cy</sub> while  $\overline{\text{AD}}\overline{\text{SC}} = \text{LOW}$ ; f=0 means no input lines are changing.
- 0°C to +70°C temperature range only.

### AC Test Loads





Figure 1. AC Test Load



\* Including scope and jig capacitance.

Figure 2. High-Impedance Test Load (for t<sub>OHZ</sub>, t<sub>CHZ</sub>, t<sub>OLZ</sub>, and t<sub>OC</sub>)




Figure 3. Lumped Capacitive Load, Typical Derating

### AC Test Conditions

Input Pulse Levels	0 to 3.0V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3780 tbl 14




## AC Electrical Characteristics (V<sub>DD</sub> = 3.3V ±10/-5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	71V633S11 <sup>(5)</sup>		71V633S12		Unit
		Min.	Max.	Min.	Max.	
<b>Clock Parameters</b>						
t <sub>cyc</sub>	Clock Cycle Time	20	—	20	—	ns
t <sub>CH</sub> <sup>(1)</sup>	Clock High Pulse Width	6	—	6	—	ns
t <sub>CL</sub> <sup>(1)</sup>	Clock Low Pulse Width	6	—	6	—	ns
<b>Output Parameters</b>						
t <sub>cD</sub>	Clock High to Valid Data	—	11	—	12	ns
t <sub>cDC</sub>	Clock High to Data Change	3	—	3	—	ns
t <sub>CLZ</sub> <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	ns
t <sub>CHZ</sub> <sup>(2)</sup>	Clock High to Data High-Z	3	6	3	6	ns
t <sub>oE</sub>	Output Enable Access Time	—	4	—	4	ns
t <sub>oLZ</sub> <sup>(2)</sup>	Output Enable Low to Data Active	0	—	0	—	ns
t <sub>oHZ</sub> <sup>(2)</sup>	Output Enable High to Data High-Z	—	6	—	6	ns
<b>Setup Times</b>						
t <sub>sA</sub>	Address Setup Time	2.5	—	2.5	—	ns
t <sub>sS</sub>	Address Status Setup Time	2.5	—	2.5	—	ns
t <sub>sD</sub>	Data In Setup Time	2.5	—	2.5	—	ns
t <sub>sW</sub>	Write Setup Time	2.5	—	2.5	—	ns
t <sub>sAV</sub>	Address Advance Setup Time	2.5	—	2.5	—	ns
t <sub>sC</sub>	Chip Enable/Select Setup Time	2.5	—	2.5	—	ns
<b>Hold Times</b>						
t <sub>hA</sub>	Address Hold Time	0.5	—	0.5	—	ns
t <sub>hS</sub>	Address Status Hold Time	0.5	—	0.5	—	ns
t <sub>hD</sub>	Data In Hold Time	0.5	—	0.5	—	ns
t <sub>hW</sub>	Write Hold Time	0.5	—	0.5	—	ns
t <sub>hAV</sub>	Address Advance Hold Time	0.5	—	0.5	—	ns
t <sub>hC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	ns
<b>Sleep Mode and Configuration Parameters</b>						
t <sub>zPW</sub>	ZZ Pulse Width	100	—	100	—	ns
t <sub>zR</sub> <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	ns
t <sub>cFG</sub> <sup>(4)</sup>	Configuration Set-up Time	80	—	80	—	ns

**NOTES:**

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t<sub>cFG</sub> is the minimum time required to configure the device based on the  $\overline{\text{LBO}}$  input.  $\overline{\text{LBO}}$  is a static input and must not change during normal operation.
5. 0°C to +70°C temperature range only.

### Timing Waveform of Read Cycle(1,2)




3780 drw 06

**NOTES:**

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc., where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. Zz input is LOW and LBO is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

### Timing Waveform of Combined Read and Write Cycles(1,2,3)




3780 dnw 07

**NOTES:**

1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS1}$  are LOW,  $\overline{CS0}$  is HIGH.
2. Zz input is LOW and LBO is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay. O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc., where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

### Timing Waveform of Write Cycle No. 1 — $\overline{GW}$ Controlled<sup>(1,2,3)</sup>




3780 drw 08

**NOTES:**

1. ZZ input is LOW,  $\overline{BWE}$  is HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ay) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc., where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2(Ay) this data is valid for two cycles because  $\overline{ADV}$  is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.




### Timing Waveform of Sleep (ZZ) and Power-Down Modes(1,2,3)



**NOTES:**

1. Device must power up in deselected mode.
2. LBO input is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 limiting transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

## Non-Burst Read Cycle Timing Waveform




3780 drw 11

**NOTES:**

1.  $\overline{ZZ}$  input is LOW,  $\overline{ADV}$  is HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles,  $\overline{ADSP}$  and  $\overline{ADSC}$  function identically and are therefore interchangeable.

## Non-Burst Write Cycle Timing Waveform





3780 drw 12

### NOTES:


1. ZZ input is LOW,  $\overline{ADV}$  and  $\overline{OE}$  are HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only  $\overline{GW}$  writes are shown, the functionality of  $\overline{BWE}$  and  $\overline{BWx}$  together is the same as  $\overline{GW}$ .
4. For write cycles,  $\overline{ADSP}$  and  $\overline{ADSC}$  have different limitations.



# 100-pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline



## Ordering Information



\* Commercial only.

PART NUMBER	SPEED IN MEGAHERTZ	t <sub>CD</sub> PARAMETER	CLOCK CYCLE TIME
71V633S11PF	50 MHz	11 ns	20 ns
71V633S12PF	50 MHz	12 ns	20 ns

## Datasheet Document History

9/9/99		Updated to new format
	Pg. 6-8	Reordered pages, updated notes
	Pg. 10-14	Updated notes
	Pg. 18	Added Datasheet Document History
9/30/99	Pg. 1, 4, 8, 9, 17	Added Industrial temperature range offering
10/8/99	Pg. 1	Corrected -12 speed
04/04/00	Pg. 17	Added 100pin TQFP Package Diagram Outline
08/09/00		Not recommended for new designs
08/17/01		Removed "Not recommended for new designs" from the background on the datasheet



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408 492-8674  
[www.idt.com](http://www.idt.com)

**for TECH SUPPORT:**  
[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800 544-7726, x4033