急出货

# 4035B 4-BIT UNIVERSAL SHIFT REGISTER

**DESCRIPTION** — The 4035B is a fully synchronous edge-triggered 4-Bit Shift Register with a Clock Input (CP), four synchronous Parallel Data Inputs ( $P_0$ - $P_3$ ), two synchronous Serial Data Inputs ( $P_0$ - $P_3$ ), two synchronous Parallel Enable Input (PE), Buffered Parallel Outputs from all 4-bit positions ( $Q_0$ - $Q_3$ ), a True/Complement Input ( $T/\overline{C}$ ) and an overriding asynchronous Master Reset Input (MR).

Operation is synchronous (except for Master Reset) and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is HIGH, data is loaded into the register from Parallel Inputs ( $P_0-P_3$ ) on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is LOW, data is shifted into the first register position from the Serial Data Inputs (J,  $\overline{K}$ ) and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP). D-type entry is obtained by tying the two Serial Data Inputs (J,  $\overline{K}$ ) together.

The Outputs  $(Q_0-Q_3)$  are either inverting or non-inverting, depending on the True/Complement Input  $(T/\overline{C})$ . With the  $T/\overline{C}$  Input HIGH, the Outputs  $(Q_0-Q_3)$  are non-inverting (Active HIGH). With the  $T/\overline{C}$  Input LOW, the Outputs  $(Q_0-Q_3)$  are inverting (Active LOW).

A HIGH on the Master Reset Input (MR) resets all four bit positions (Q<sub>0</sub>-Q<sub>3</sub> = LOW if T/ $\overline{c}$  = HIGH, Q<sub>0</sub>-Q<sub>3</sub> = HIGH if T/ $\overline{c}$  = LOW) independent of all other input conditions.

- TYPICAL SHIFT FREQUENCY OF 17 MHz AT VDD = 10 V
- J, K INPUTS TO THE FIRST STAGE
- T/C INPUT FOR TRUE OR COMPLEMENTARY OUTPUTS
- SYNCHRONOUS PARALLEL ENABLE
- CLOCK EDGE-TRIGGERED ON LOW-TO-HIGH TRANSITION
- ASYNCHRONOUS MASTER RESET

#### PIN NAMES


PE Parallel Enable Input
P0-P3 Parallel Data Inputs


J First Stage J Input (Active HIGH)

K First Stage K Input (Active LOW)

CP Clock Input (L→H Edge-Triggered)

T/C True/Complement Input
MR Master Reset Input
Q0-Q3 Buffered Parallel Outputs





### FAIRCHILD CMOS • 4035B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

SYMBOL	PARAMETER		LIMITS											
			V <sub>DD</sub> ≈ 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	ТЕМР	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent XC Power XC	V.C			20			40			80	μΑ	MIN, 25°C	All inputs at
I <sub>DD</sub>		1			150			300			600		MAX	
	Supply	: XM			5			10			20	•	MIN, 25°C	
	Current				150			300			600	μΑ	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

		LIMITS										
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	
<sup>t</sup> PLH			200	400		90	180		60	140	ns	
<u>t</u> PHL	Propagation Delay, CP to Q <sub>n</sub>		200	400		90	180		60	140		
tPLH	Propagation Delay, MR to Qn		250	500		120	230		75	180		
<sup>t</sup> PHL	Fropagation Delay, WH to Qn	İ	250	500		120	230		75	180	ns	C <sub>L</sub> = 50 pF,
t <sub>PLH</sub>	Propagation Delay, T/C to Q <sub>n</sub>		125	250		55	120		40	95	ns	
tPHL_	Propagation Delay, 1/C to Q <sub>n</sub>		125	250		55	120		40	95		
<sup>t</sup> TLH	Output Transition Time		85	135		45	75		30	45	ns	
<sup>t</sup> THL	Output Hansidon Time		85	135		45	75		30	45		
twCP	CP Minimum Pulse Width	125	50		55	20		44	14		ns	$R_L = 200 \text{ k}\Omega$
twMR	MR Minimum Pulse Width	150	60		70	25		56	20		ns	Input Transition
t <sub>rec</sub>	MR Recovery Time	120	60		54	30		43	22		ns	Times ≤ 20 ns
ts	Set-Up Time, Pn to CP	250	100		110	46		88	32		ns	
<sup>t</sup> h	Hold Time, P <sub>n</sub> to CP	10	-90		5	-32		0	-22			
ts	Set-Up Time, PE to CP	250	100		110	46		88	32			
<sup>t</sup> h	Hold Time, PE to CP	10	-90		5	-32		0	-22		ns	
ts	Set-Up Time, J, K to CP	275	130		125	48		100	30		ns	
th	Hold Time, J, K to CP	25	-100		10	-37		5	-23			
fMAX	Maximum Input Clock Frequency	4	8		8	17		10	20		MHz	
-IVIAA	(Note 3)							1 .0			''''	


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

# **FAIRCHILD CMOS • 4035B**

#### **SWITCHING WAVEFORMS**



MINIMUM CP PULSE WIDTH AND SET-UP AND HOLD TIMES, PE TO CP,  $P_{n}$  TO CP, AND J OR  $\overline{K}$  TO CP



MR RECOVERY TIME AND MINIMUM MR PULSE WIDTH

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.