查询CY7C341B-25HC/HI供应商

USE ULTRA37000™ FOR ALL NEW DESIGNS

CY7C341B

192-Macrocell MAX[®] EPLD

Features

- 192 macrocells in 12 logic array blocks (LABs)
- Eight dedicated inputs, 64 bidirectional I/O pins
- Advanced 0.65-micron CMOS technology to increase performance
- Programmable interconnect array
- 384 expander product terms
- Available in 84-pin HLCC, PLCC, and PGA packages

Functional Description

The CY7C341B is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX[®] architecture is 100% user-configurable, allowing the devices to accommodate a variety of independent logic functions.

The 192 macrocells in the CY7C341B are divided into 12 Logic Array Blocks (LABs), 16 per LAB. There are 384 expander product terms, 32 per LAB, to be used and shared by the

macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.


The speed and density of the CY7C341B allows it to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 37 times the functionality of 20-pin PLDs, the CY7C341B allows the replacement of over 75 TTL devices. By replacing large amounts of logic, the CY7C341B reduces board space, part count, and increases system reliability.

Each LAB contains 16 macrocells. In LABs A, F, G, and L, 8 macrocells are connected to I/O pins and eight are buried, while for LABs B, C, D, E, H, I, J, and K, four macrocells are connected to I/O pins and 12 are buried. Moreover, in addition to the I/O and buried macrocells, there are 32 single product term logic expanders in each LAB. Their use greatly enhances the capability of the macrocells without increasing the number of product terms in each macrocell.

Selection Guide

c.com







USE ULTRA37000™ FOR ALL NEW DESIGNS

CY7C341B

Pin Configurations





Figure 1. CY7C341B Internal Timing Model



Logic Array Blocks

There are 12 logic array blocks in the CY7C341B. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.

Externally, the CY7C341B provides eight dedicated inputs, one of which may be used as a system clock. There are 64 I/O pins that may be individually configured for input, output, or bidirectional data flow.



Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.

Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

Design Recommendations


For proper operation, input and output pins must be constrained to the range $GND \leq (VIN \text{ or } VOUT) \leq VCC$. Unused inputs must always be tied to an appropriate logic level (either VCC or GND). Each set of VCC and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 mF must be connected between VCC and GND. For the most effective decoupling, each VCC pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

Design Security

The CY7C341B contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

The CY7C341B is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.





CY7C341B

Maximum Ratings

(Above which the useful life may be impaired. For user guide lines, not tested.)				
Storage Temperature65°C to +135°C				
Ambient Temperature with Power Applied65°C to +135°C				
Maximum Junction Temperature (Under Bias)150°C				

Supply Voltage to Ground Potential ^[1]	2.0V to +7.0V
DC Output Current, per Pin ^[1]	.–25 mA to +25 mA
DC Input Voltage ^[1]	2.0V to +7.0V

Operating Range^[3]

Range Ambient Temperature		V _{CC}
Commercial	0°C to +70°C	$5V\pm5\%$
Industrial	-40°C to +85°C	$5V \pm 10\%$


Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit	
V _{CC}	Output HIGH Voltage	Maximum V _{CC} rise time is 10 ms	4.75(4.5)	5.25(5.5)	V	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}^{[2]}$	2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8 mA ^[2]		0.45	V	
V _{IH}	Input HIGH Level		2.0	V _{CC} + 0.3	V	
V _{IL}	Input LOW Level		-0.3	0.8	V	
I _{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$	-10	+10	μΑ	
I _{OZ}	Output Leakage Current	$V_{O} = V_{CC}$ or GND	-40	+40	μΑ	
t _R (Recommended)	Input Rise Time			100	ns	
t _F (Recommended)	Input Fall Time			100	ns	


Capacitance

Parameter	ameter Description Test Conditions		Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V, f = 1.0 MHz	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V, f = 1.0 MHz	20	pF

AC Test Loads and Waveforms



ALL INPUT PULSES



Notes:

1. Minimum DC input is -0.3V. During transactions, input may undershoot to -2.0V or overshoot to 7.0V for input currents less then 100 mA and periods shorter than 20 ns.

The I_{OH} parameter refers to high-level TTL output current; the I_{OL} parameter refers to low-level TTL output current.
 The Voltage on any input or I/O pin cannot exceed the power pin during power-up.



External Switching Characteristics Over the Operating Range

			7C34	1B-25	7C34	1B-35	
Parameter	Description			Max.	Min.	Max.	Unit
t _{PD1}	Dedicated Input to Combinatorial Output Delay ^[4]	Commercial		25		35	ns
t _{PD2}	I/O Input to Combinatorial Output Delay ^[4]	Commercial		40		55	ns
t _{SU}	Global Clock Set-up Time	Commercial	15		25		ns
t _{CO1}	Synchronous Clock Input to Output Delay ^[4]	Commercial		14		20	ns
t _H	Input Hold Time from Synchronous Clock Input	Commercial	0		0		ns
t _{WH}	Synchronous Clock Input High Time	Commercial	8		12.5		ns
t _{WL}	Synchronous Clock Input Low Time Commercial		8		12.5		ns
f _{MAX}	Maximum Register Toggle Frequency ^[5]	Commercial	62.5		40.0		MHz
t _{ACO1}	Dedicated Asynchronous Clock Input to Output Delay ^[4]	Commercial		25		35	ns
t _{AS1}	Dedicated Input or Feedback Set-up Time to Asynchronous Clock Input	Commercial	5		10		ns
t _{AH}	Input Hold Time from Asynchronous Clock Input	Commercial	6		10		ns
t _{AWH}	Asynchronous Clock Input HIGH Time ^[6]	Commercial	11		16		ns
t _{AWL}	Asynchronous Clock Input LOW Time ^[6]	Commercial	9		14		ns
t _{CNT}	Minimum Global Clock Period	Commercial		20		30	ns
t _{ODH}	Output Data Hold Time After Clock	Commercial	2		2		ns
f _{CNT}	Maximum Internal Global Clock Frequency ^[7]	Commercial	50		33.3		MHz
t _{ACNT}	Minimum Internal Array Clock Frequency	Commercial		20		30	ns
f _{ACNT}	Maximum Internal Array Clock Frequency ^[7]	Commercial	50		33.3		MHz

Internal Switching Characteristics Over the Operating Range

		7C341B-25		7C341B-35			
Description			Max	Min.	Max	Unit	
Dedicated Input Pad and Buffer Delay	Commercial		5		11	ns	
I/O Input Pad and Buffer Delay	Commercial		6		11	ns	
Expander Array Delay	Commercial		12		20	ns	
Logic Array Data Delay	Commercial		12		14	ns	
Logic Array Control Delay	Commercial		10		13	ns	
Output Buffer and Pad Delay ^[4]	Commercial		5		6	ns	
Output Buffer Enable Delay ^[4]	Commercial		10		13	ns	
Output Buffer Disable Delay ^[8]	Commercial		10		13	ns	
Register Set-Up Time Relative to Clock Signal at Register	Commercial	6		12		ns	
Register Hold Time Relative to Clock Signal at Register	Commercial	4		8		ns	
Flow-Through Latch Delay	Commercial		3		4	ns	
Register Delay	Commercial		1		2	ns	
Transparent Mode Delay	Commercial		3		4	ns	
Asynchronous Clock Logic Delay	Commercial		14		16	ns	
Synchronous Clock Delay	Commercial		3		1	ns	
	Dedicated Input Pad and Buffer DelayI/O Input Pad and Buffer DelayExpander Array DelayLogic Array Data DelayLogic Array Control DelayOutput Buffer and Pad DelayOutput Buffer Enable DelayOutput Buffer Disable DelayRegister Set-Up Time Relative to Clock Signal at RegisterRegister Hold Time Relative to Clock Signal at RegisterFlow-Through Latch DelayRegister DelayTransparent Mode DelayAsynchronous Clock Logic Delay	Dedicated Input Pad and Buffer DelayCommercialI/O Input Pad and Buffer DelayCommercialExpander Array DelayCommercialLogic Array Data DelayCommercialLogic Array Control DelayCommercialOutput Buffer and Pad DelayCommercialOutput Buffer Enable DelayCommercialOutput Buffer Disable DelayCommercialOutput Buffer Disable DelayCommercialRegister Set-Up Time Relative to Clock Signal at RegisterCommercialRegister Hold Time Relative to Clock Signal at RegisterCommercialFlow-Through Latch DelayCommercialRegister DelayCommercialTransparent Mode DelayCommercialAsynchronous Clock Logic DelayCommercial	DescriptionMin.Dedicated Input Pad and Buffer DelayCommercialI/O Input Pad and Buffer DelayCommercialExpander Array DelayCommercialLogic Array Data DelayCommercialLogic Array Control DelayCommercialOutput Buffer and Pad DelayCommercialOutput Buffer Enable DelayCommercialOutput Buffer Disable DelayCommercialOutput Buffer Disable DelayCommercialRegister Set-Up Time Relative to Clock Signal at RegisterCommercialFlow-Through Latch DelayCommercialRegister DelayCommercialRegister DelayCommercialFlow-Through Latch DelayCommercialAsynchronous Clock Logic DelayCommercialAsynchronous Clock Logic DelayCommercial	DescriptionMin.MaxDedicated Input Pad and Buffer DelayCommercial5I/O Input Pad and Buffer DelayCommercial6Expander Array DelayCommercial12Logic Array Data DelayCommercial12Logic Array Control DelayCommercial10Output Buffer and Pad DelayCommercial5Output Buffer Enable DelayCommercial10Output Buffer Disable DelayCommercial10Output Buffer Disable DelayCommercial10Register Set-Up Time Relative to Clock Signal at RegisterCommercial6Register Hold Time Relative to Clock Signal at RegisterCommercial4Flow-Through Latch DelayCommercial1Transparent Mode DelayCommercial11Transparent Mode DelayCommercial3Asynchronous Clock Logic DelayCommercial14	DescriptionMaxMin.Dedicated Input Pad and Buffer DelayCommercial5I/O Input Pad and Buffer DelayCommercial6Expander Array DelayCommercial12Logic Array Data DelayCommercial12Logic Array Control DelayCommercial10Output Buffer and Pad DelayCommercial5Output Buffer Enable DelayCommercial10Output Buffer Disable DelayCommercial10Output Buffer Disable DelayCommercial10Register Set-Up Time Relative to Clock Signal at RegisterCommercial6Flow-Through Latch DelayCommercial3Flow-Through Latch DelayCommercial11Transparent Mode DelayCommercial3Asynchronous Clock Logic DelayCommercial14	DescriptionMin.MaxMin.MaxDedicated Input Pad and Buffer DelayCommercial511I/O Input Pad and Buffer DelayCommercial611Expander Array DelayCommercial1220Logic Array Data DelayCommercial1214Logic Array Ontrol DelayCommercial1013Output Buffer and Pad DelayCommercial56Output Buffer Enable DelayCommercial1013Output Buffer Disable DelayCommercial1013Output Buffer Disable DelayCommercial1013Output Buffer Disable DelayCommercial1013Register Set-Up Time Relative to Clock Signal at RegisterCommercial612Flow-Through Latch DelayCommercial34Register DelayCommercial34Agister DelayCommercial1416	

Notes:


^{4.} C1 = 35 pF.
5. The f_{MAX} values represent the highest frequency for pipeline data.
6. This parameter is measured with a positive-edge-triggered clock at the register. For negative-edge clocking, the t_{ACH} and t_{ACL} parameter must be swapped.
7. This parameter is measured with a 16-bit counter programmed into each LAB.
8. C1 = 5 pF.



Internal Switching Characteristics Over the Operating Range (continued)

				1B-25	7C341B-35		
Parameter	Description	Min.	Max	Min.	Max	Unit	
t _{FD}	Feedback Delay	Commercial		1		2	ns
t _{PRE}	Asynchronous Register Preset Time Commercial			5		7	ns
t _{CLR}	Asynchronous Register Clear Time	Commercial		5		7	ns
t _{PIA}	Programmable Interconnect Array Delay	Commercial		14		20	ns

Switching Waveforms




CLOCK INPUT



CY7C341B


Switching Waveforms (continued)





CY7C341B

Switching Waveforms (continued)




Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C341B-25HC/HI	H84	84-lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C341B-25JC/JI	J83	84-lead Plastic Leaded Chip Carrier	
	CY7C341B-25RC/RI	R84	84-lead Windowed Pin Grid Array	
35	CY7C341B-35HC/HI	H84	84-lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C341B-35JC/JI	J83	84-lead Plastic Leaded Chip Carrier	
	CY7C341B-35RC/RI	R84	84-lead Windowed Pin Grid Array	




Package Diagrams





CY7C341B

Package Diagrams (continued)



MAX is a registered trademark and Ultra37000 is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the us



USE ULTRA37000™ FOR ALL NEW DESIGNS

Document History Page

Document Title: CY7C341B 192-Macrocell MAX [®] EPLD Document Number: 38-03016							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	106316	05/17/01	SZV	Change from ecn #: 38-00137 to 38-03016			
*A	113613	04/11/02	OOR	PGA package diagram dimensions were updated			
*B	122227	12/28/02	RBI	Power-up requirements added to Operating Range Information			
*C	213375	See ECN	FSG	Added note to title page: "Use Ultra37000 For All New Designs"			