## MOTOR®LA41BCL供应商 SEMICONDUCTOR TECHNICAL DATA

## 捷多邦,专业PCB打样工厂,24小时加急出货

# **Programmable Timer**

The MC14541B programmable timer consists of a 16–stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power–on reset circuit, and output control logic.

WWW.DZSC.COM

Timing is initialized by turning on power, whereupon the power–on reset is enabled and initializes the counter, within the specified V<sub>DD</sub> range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16–stage counter divides the oscillator frequency ( $f_{OSC}$ ) with the n<sup>th</sup> stage frequency being  $f_{OSC}/2^n$ .

- Available Outputs 28, 210, 213 or 216
- Increments on Positive Edge Clock Transitions
- Built–in Low Power RC Oscillator (± 2% accuracy over temperature range and ± 20% supply and ± 3% over processing at < 10 kHz)</li>
- Oscillator May Be Bypassed if External Clock Is Available (Apply external clock to Pin 3)
- External Master Reset Totally Independent of Automatic Reset Operation
- Operates as 2<sup>n</sup> Frequency Divider or Single Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- Reset (auto or master) Disables Oscillator During Resetting to Provide
  No Active Power Dissipation
- Clock Conditioning Circuit Permits Operation with Very Slow Clock Rise and Fall Times
- Automatic Reset Initializes All Counters On Power Up
- Supply Voltage Range = 3.0 Vdc to 18 Vdc with Auto Reset Disabled (Pin 5 = V<sub>DD</sub>)
  - = 8.5 Vdc to 18 Vdc with Auto Reset Enabled (Pin 5 = V<sub>SS</sub>)

#### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
VDD	DC Supply Voltage	– 0.5 to + 18.0	V
Vin, Vout	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
lin	Input Current (DC or Transient), per Pin	± 10	mA
lout	Output Current (DC or Transient), per Pin	± 45	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
т	Lead Temperature (8–Second Soldering)	260	°C

\* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C



MC14541B

 $T_A = -55^\circ$  to 125°C for all packages.

PIN ASSIGNMENT						
R <sub>tc</sub> [	1•	14	D V <sub>DD</sub>			
R <sub>tc</sub> [ C <sub>tc</sub> [	2	13	В			
RS [	3	12	ΠΑ			
NC [	4	11	] NC			
ar [	5	10	] MODE			
MR [	6	9	] Q/Q SEL			
v <sub>ss</sub> C	7	8	Γα			
NC = NO CONNECTION						





. . . . . . .

ELECTRICAL CHARACTERISTIC	<b>S</b> (Voltages Referenced to V <sub>SS</sub> )
---------------------------	--

		V <sub>DD</sub>	- 5	5°C		25°C		125	°℃	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" L V <sub>in</sub> = V <sub>DD</sub> or 0	evel V <sub>OL</sub>	5.0 10 15		0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" L V <sub>in</sub> = 0 or V <sub>DD</sub>	evel VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage "0" L $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	evel V <sub>IL</sub>	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" L (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	evel V <sub>IH</sub>	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	urce IOH	5.0 10 15	- 7.96 - 4.19 - 16.3		- 6.42 - 3.38 - 13.2	- 12.83 - 6.75 - 26.33		- 4.49 - 2.37 - 9.24		mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink I <sub>OL</sub>	5.0 10 15	1.93 4.96 19.3	_ _ _	1.56 4.0 15.6	3.12 8.0 31.2		1.09 2.8 10.9		mAdc
Input Current	l <sub>in</sub>	15	—	± 0.1	—	±0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Pin 5 is High) Auto Reset Disabled	IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Auto Reset Quiescent Current (Pin 5 is low)	IDDR	10 15		250 500	_	30 82	250 500	_	1500 2000	μAdc
Supply Current**† (Dynamic plus Quiescent)	۱D	5.0 10 15		•	I <sub>D</sub> = ((	).4 μA/kHz) f ).8 μA/kHz) f I.2 μA/kHz) f	+ I <sub>DD</sub>	•		μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\* The formulas given are for the typical characteristics only at 25  $^\circ\text{C}.$ 

†When using the on chip oscillator the total supply current (in  $\mu$ Adc) becomes: I<sub>T</sub> = I<sub>D</sub> + 2 C<sub>tc</sub> V<sub>DD</sub> f x 10<sup>-3</sup> where I<sub>D</sub> is in  $\mu$ A, C<sub>tc</sub> is in pF, V<sub>DD</sub> in Volts DC, and f in kHz. (see Fig. 3) Dissipation during power–on with automatic reset enabled is typically 50  $\mu$ A @ V<sub>DD</sub> = 10 Vdc.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must


be left open.

## SWITCHING CHARACTERISTICS\* (C<sub>L</sub> = 50 pF, T<sub>A</sub> = $25^{\circ}$ C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ #	Max	Unit
Output Rise and Fall Time t <sub>TLH</sub> , t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns t <sub>TLH</sub> , t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns t <sub>TLH</sub> , t <sub>THL</sub> = (0.55 ns/pF) C <sub>L</sub> + 9.5 ns	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay, Clock to Q (2 <sup>8</sup> Output) tpLH, tpHL = (1.7 ns/pF) CL + 3415 ns tpLH, tpHL = (0.66 ns/pF) CL + 1217 ns tpLH, tpHL = (0.5 ns/pF) CL + 875 ns	<sup>t</sup> PLH <sup>t</sup> PHL	5.0 10 15	 	3.5 1.25 0.9	10.5 3.8 2.9	μs
Propagation Delay, Clock to Q (2 <sup>16</sup> Output) tp <sub>HL</sub> , tp <sub>LH</sub> = (1.7 ns/pF) C <sub>L</sub> + 5915 ns tp <sub>HL</sub> , tp <sub>LH</sub> = (0.66 ns/pF) C <sub>L</sub> + 3467 ns tp <sub>HL</sub> , tp <sub>LH</sub> = (0.5 ns/pF) C <sub>L</sub> + 2475 ns	<sup>t</sup> PHL <sup>t</sup> PLH	5.0 10 15		6.0 3.5 2.5	18 10 7.5	μs
Clock Pulse Width	<sup>t</sup> WH(cl)	5.0 10 15	900 300 225	300 100 85		ns
Clock Pulse Frequency (50% Duty Cycle)	fcl	5.0 10 15	  	1.5 4.0 6.0	0.75 2.0 3.0	MHz
MR Pulse Width	<sup>t</sup> WH(R)	5.0 10 15	900 300 225	300 100 85		ns
Master Reset Removal Time	trem	5.0 10 15	420 200 200	210 100 100	_ _ _	ns

\* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



 $(\mathsf{R}_{tc} \text{ AND } \mathsf{C}_{tc} \text{ OUTPUTS } \text{ARE } \mathsf{LEFT} \text{ OPEN})$ 







Figure 1. Power Dissipation Test Circuit and Waveform





### **EXPANDED BLOCK DIAGRAM**




 $V_{DD}$  = PIN 14  $V_{SS}$  = PIN 7

#### FREQUENCY SELECTION TABLE


А	В	Number of Counter Stages n	Count 2 <sup>n</sup>
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

#### **TRUTH TABLE**

	State				
Pin	0	1			
Auto Reset, 5	Auto Reset Operating	Auto Reset Disabled			
Master Reset, 6	Timer Operational	Master Reset On			
Q/ <u>Q</u> , 9	Output Initially Low After Reset	Output Initially High After Reset			
Mode, 10	Single Cycle Mode	Recycle Mode			







#### **TYPICAL RC OSCILLATOR CHARACTERISTICS**

Figure 5. RC Oscillator Frequency as a Function of  $R_{tc}$  and  $C_{tc}$ 

#### **OPERATING CHARACTERISTICS**

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto Reset pin when set to a "1" provides a low power operation.

The RC oscillator as shown in Figure 3 will oscillate with a frequency determined by the external RC network i.e.,

$$f = \frac{1}{2.3 R_{tC}C_{tC}} \qquad \text{if (1 kHz \le f \le 100 kHz)}$$


and  $R_S \approx 2 R_{tc}$  where  $R_S \ge 10 k\Omega$ 

The time select inputs (A and B) provide a two-bit address to output any one of four counter stages ( $2^8$ ,  $2^{10}$ ,  $2^{13}$  and  $2^{16}$ ). The  $2^n$  counts as shown in the Frequency Selection Table represents the Q output of the N<sup>th</sup> stage of the counter. When A is "1",  $2^{16}$  is selected for both states of B. However,

when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting  $2^8$ ).

The  $Q/\overline{Q}$  select output control pin provides for a choice of output level. When the counter is in a reset condition and  $Q/\overline{Q}$  select pin is set to a "0" the Q output is a "0", correspondingly when  $Q/\overline{Q}$  select pin is set to a "1" the Q output is a "1".

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the R<sub>S</sub> flip–flop (see Expanded Block Diagram) resets, counting commences, and after  $2^{n-1}$  counts the R<sub>S</sub> flip–flop sets which causes the output to change state. Hence, after another  $2^{n-1}$  counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.




#### **DIGITAL TIMER APPLICATION**

When Master Reset (MR) receives a positive pulse, the internal counters and latch are reset. The Q output goes high and remains high until the selected (via A and B) number of clock pulses are counted, the Q output then goes low and remains low until another input pulse is received.


This "one shot" is fully retriggerable and as accurate as the input frequency. An external clock can be used (pin 3 is the clock input, pins 1 and 2 are outputs) if additional accuracy is needed.

Notice that a setup time equal to the desired pulse width output is required immediately following initial power up, during which time Q output will be high.

#### **OUTLINE DIMENSIONS**



#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **...** are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

