查询SN54AHC541FK供应商

捷多邦,专业PCB打样SN54AH0544 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS261M - DECEMBER 1995 - REVISED JULY 2003

Operating Range 2-V to 5.5-V V_{CC}

 Latch-Up Performance Exceeds 250 mA Per JESD 17

description/ordering information

The 'AHC541 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHC541 J OR W PACKAGE SN74AHC541 DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
A1 2 19 0E2

OE1	1	0	20	Vcc
A1 [2		19] OE2
A2 [3		18] Y1
A3 [4		17] Y2
A4 [5		16] Y3
A5 [6		15] Y4
A6 [7		14] Y5
A7 [8		13] Y6
A8 [9		12] Y7
GND [10		11] Y8

SN54AHC541 ... FK PACKAGE (TOP VIEW)

	A2	A1	OE1	Vcc	OE2			
A3] A4] A5] A6] A7]	4 5 6 7 8 9		11	12	1 1 1 13	8070	Y1 Y2 Y3 Y4 Y5	

TA	PACKA	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING SN74AHC541N AHC541 AHC541 HA541 HA541 HA541 SNJ54AHC541J SNJ54AHC541W	
-	PDIP – N	Tube	SN74AHC541N	SN74AHC541N	
A 195 -	SOIC - DW	Tube	SN74AHC541DW		
21 2 M	50IC - DVV	Tape and reel	SN74AHC541DWR	AHC541	
-40°C to 85°C	SOP – NS	Tape and reel	SN74AHC541NSR	AHC541	-
-40 C 10 85 C	SSOP – DB	Tape and reel	SN74AHC541DBR	HA541	100
	TSSOP – PW	Tube	SN74AHC541PW		103
	1330F - FW	PACKAGETPART NUMBERMARKINGNTubeSN74AHC541NSN74AHC541NDWTubeSN74AHC541DWAHC541DWTape and reelSN74AHC541DWRAHC541NSTape and reelSN74AHC541NSRAHC541DBTape and reelSN74AHC541DBRHA541- PWTubeSN74AHC541PWRHA541- DGVTape and reelSN74AHC541DGVRHA541JTubeSNJ54AHC541JSNJ54AHC541JVTubeSNJ54AHC541JSNJ54AHC541J	HA341	100	
	TVSOP – DGV	Tape and reel	SN74AHC541DGVR	HA541	
	CDIP – J	Tube	SNJ54AHC541J	SNJ54AHC541J	
–55°C to 125°C	CFP – W	Tube	SNJ54AHC541W	SNJ54AHC541W	
- 5	LCCC – FK	Tube	SNJ54AHC541FK	SNJ54AHC541FK	

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other production processing does not necessarily include testing of all parameters.

FUNCTION TABLE (each buffer/driver)								
	INPUTS		OUTPUT					
OE1	OE2	Α	Y					
L	L	L	L					

н

Х

Х

н

Z Z

L


Х

н

L H

Х

logic	diagram	(nositivo	logic)
logic	diagram	(positive	iogic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	c) : DB package DGV package DW package N package NS package PW package	$\begin{array}{cccc} -0.5 \ V \ to \ 7 \ V \\0.5 \ V \ to \ V_{CC} \ + \ 0.5 \ V \\20 \ mA \\ \ +20 \ mA \\ \ +22 \ mA \\ \ +25 \ mA \\ \ +75 \ mA \\ \ 70^{\circ}C/W \\ \ 58^{\circ}C/W \\ \ 69^{\circ}C/W \\ \ 60^{\circ}C/W \\ \ 83^{\circ}C/W \\ \ 83^{\circ}C/W \end{array}$
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54AHC541, SN74AHC541 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS261M – DECEMBER 1995 – REVISED JULY 2003

			SN54A	HC541	SN74A	HC541	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
V_{IL}	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
	V _I Input voltage	V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 2 V$		-50		-50	μΑ	
IОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
	Low-level input voltage Input voltage Output voltage	V_{CC} = 5 V ± 0.5 V		-8		-8	ma	
		$V_{CC} = 2 V$		50		50	μΑ	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4		
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	V_{CC} = 5 V ± 0.5 V		8		8	mA	
A+/ A.v	logut transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	no/\/	
Δι/Δν	t/Δv Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise						-	•	

DADAMETED	TEST CONDITIONS	Mara	T _A = 25°C			SN54A	HC541	SN74AHC541		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA		2.9	3		2.9		2.9		
VOH	Voh	4.5 V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
II	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1*		±1	μA
IOZ [†]	$V_{O} = V_{CC} \text{ or GND},$ $V_{I} (\overline{OE}) = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	pF
С _о	$V_{O} = V_{CC}$ or GND	5 V		4						pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0$ V.

 † For input and ouput, IOZ includes the input leakage current.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

00	•		, (-	,							
PARAMETER	FROM	то	LOAD	Т	ן = 25°C	;	SN54A	HC541	SN74A	HC541	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	А	Y	C _L = 15 pF		5*	7*	1*	8.5*	1	8.5	ns	
^t PHL	A	A f	CL = 15 pr		5*	7*	1*	8.5*	1	8.5	115	
^t PZH	OE	Y	Ci - 15 pE		6*	10.5*	1*	11*	1	11	ns	
^t PZL	OE		Y C _L = 15 pF		6*	10.5*	1*	11*	1	11	115	
^t PHZ	OE	Y	v	C _I = 15 pF		7*	11*	1*	12*	1	12	ns
^t PLZ		I	0 <u>[</u> = 15 pi		7*	11*	1*	12*	1	12	115	
^t PLH	А	Y	$C_{I} = 50 pF$		7.5	10.5	1	12	1	12	ns	
^t PHL	~	I	CL = 50 pr		7.5	10.5	1	12	1	12	115	
^t PZH	OE	Y	$C_{I} = 50 pF$		8	14	1	16	1	16	ns	
^t PZL	OE	I	CL = 30 pr		8	14	1	16	1	16	115	
^t PHZ	OE	Y	$C_{\rm L} = 50 \rm pE$		9	15.4	1	17.5	1	17.5	ns	
^t PLZ	ÛE	r	CL = 50 pF		9	15.4	1	17.5	1	17.5	115	
^t sk(o)			CL = 50 pF			1.5**				1.5	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter does not apply.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	₄ = 25°C	;	SN54A	HC541	SN74A	HC541		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	А	Y	C _I = 15 pF		3.5*	5*	1*	6*	1	6	ns	
^t PHL	A	Т	CL = 15 pr		3.5*	5*	1*	6*	1	6	115	
^t PZH	OE	Y	C _I = 15 pF		4.7*	7.2*	1*	8.5*	1	8.5	ns	
^t PZL	ÛE	I	CL = 13 pr		4.7*	7.2*	1*	8.5*	1	8.5	115	
^t PHZ	ŌĒ	Y	~	C _I = 15 pF		5*	7.5*	1*	8*	1	8	ns
^t PLZ		OE	I	CL = 13 pr		5*	7.5*	1*	8*	1	8	115
^t PLH	А	Y	C _I = 50 pF		5	7	1	8	1	8	ns	
^t PHL	A	Т	CL = 50 pr		5	7	1	8	1	8	3	
^t PZH	OE	Y	C _I = 50 pF		6.2	9.2	1	10.5	1	10.5	200	
^t PZL	OE	I	CL = 30 pr		6.2	9.2	1	10.5	1	10.5	ns	
^t PHZ	OE	V	$C_{\rm L} = 50 \rm pE$		6	8.8	1	10	1	10	200	
^t PLZ	UE	Y		Y C _L = 50 pF		6	8.8	1	10	1	10	ns
^t sk(o)			C _L = 50 pF			1**				1	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter does not apply.



noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25 $^{\circ}\text{C}$ (see Note 4)

	PARAMETER				
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V	
VOH(V)	Quiet output, minimum dynamic V _{OH}	4.7		V	
VIH(D)	High-level dynamic input voltage	3.5		V	
VIL(D)	Low-level dynamic input voltage		1.5	V	

NOTE 4: Characteristics are for surface-mount packages only.


operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	12	pF



SN54AHC541, SN74AHC541 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS261M – DECEMBER 1995 – REVISED JULY 2003



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9685701Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9685701QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9685701QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC
SN74AHC541DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74AHC541DBR	ACTIVE	SSOP	DB	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AHC541DGVR	ACTIVE	TVSOP	DGV	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC541DW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74AHC541DWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74AHC541N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74AHC541NSR	ACTIVE	SO	NS	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AHC541PW	ACTIVE	TSSOP	PW	20	70	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC541PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74AHC541PWR	ACTIVE	TSSOP	PW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SNJ54AHC541FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54AHC541J	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54AHC541W	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

30-Mar-2005

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

S: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.


- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
		Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated