## 捷多邦,专业PCB打样工厂,24小**SN7和AE**VCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES088D - OCTOBER 1996 - REVISED JUNE 1999

- Member of the Texas Instruments
   Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For tape and reel order entry:
The DGGR package is abbreviated to GR.

#### description

This 20-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH162841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH162841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has

noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $1\overline{OE}$  or  $2\overline{OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

### DGG OR DL PACKAGE (TOP VIEW)

		_		1
10E	1	$\cup$	56	1LE
1Q1 [	2		55	1D1
1Q2	3		54	1D2
GND [	4		53	GND
1Q3	5		52	1D3
1Q4	6		51	D 1D4
v <sub>cc</sub> [	7		50	₽ v <sub>cc</sub>
1Q5	8		49	1D5
1Q6	9		48	
1Q7	10		47	D7 1D7
GND	11		46	
1Q8	12		45	1D8
1Q9	13		44	1D9
1Q10 [	14		43	1D10
2Q1	15		42	2D1
2Q2	16		41	2D2
2Q3	17		40	2D3
GND	18		39	GND
2Q4	19		38	2D4
2Q5	20		37	2D5
2Q6	21		36	2D6
v <sub>cc</sub> [	22		35	₽ v <sub>cc</sub>
2Q7	23		34	2D7
2Q8	24		33	2D8
GND	25		32	GND
2Q9	26		31	2D9
2Q10	27		30	D10
20E	28		29	2LE
	_			•

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cland Widebus are trademarks of Texas Instruments Incorporated.



## SN74ALVCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES088D - OCTOBER 1996 - REVISED JUNE 1999

#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH162841 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 10-bit latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z

## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




## SN74ALVCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES088D - OCTOBER 1996 - REVISED JUNE 1999

### logic diagram (positive logic)





**To Nine Other Channels** 

**To Nine Other Channels** 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub>	
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>sto</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

## SN74ALVCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCES088D - OCTOBER 1996 - REVISED JUNE 1999

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		
$V_{\text{IH}}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ <sub>I</sub>	Input voltage		0	VCC	V
VO	Output voltage		0	Vcc	V
		V <sub>CC</sub> = 1.65 V		-2	
lou	High-level output current	V <sub>CC</sub> = 2.3 V		-6	m ^
ЮН		V <sub>CC</sub> = 2.7 V		-8	mA
ЮН		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 1.65 V		2	
lou	Low-level output current	V <sub>CC</sub> = 2.3 V	6 8		mA
IOL		V <sub>CC</sub> = 2.7 V			
		V <sub>CC</sub> = 3 V		12	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74ALVCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCES088D - OCTOBER 1996 - REVISED JUNE 1999

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	DITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2			
		I <sub>OH</sub> = -2 mA		1.65 V	1.2				
		I <sub>OH</sub> = -4 mA		2.3 V	1.9				
Vон		1 C.m.A		2.3 V	1.7			V	
		I <sub>OH</sub> = -6 mA		3 V	2.4				
		I <sub>OH</sub> = -8 mA		2.7 V	2				
		I <sub>OH</sub> = -12 mA		3 V	2				
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 2 mA		1.65 V			0.45		
		I <sub>OL</sub> = 4 mA		2.3 V			0.4		
VOL		1 C A		2.3 V			0.55	V	
		IOL = 6 mA	3 V			0.55			
		I <sub>OL</sub> = 8 mA	2.7 V			0.6			
		I <sub>OL</sub> = 12 mA	3 V			0.8			
l <sub>l</sub>		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.58 V	1.65 V	25					
		V <sub>I</sub> = 1.07 V		1.65 V	-25				
		V <sub>I</sub> = 0.7 V		2.3 V	45				
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ	
		V <sub>I</sub> = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V	3 V	<del>-</del> 75					
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
loz		VO = VCC or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	O = 0	3.6 V			40	μΑ	
∆lcc		One input at V <sub>CC</sub> – 0.6 V, C	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ	
	Control inputs	VI - Vac or CND		3.3 V		4.5		pF	
Ci	Data inputs	VI = VCC or GND		3.3 V	6.5			PΓ	
Co	Outputs	VO = VCC or GND		3.3 V		7		pF	

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER		V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high or low	§		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↑	§		0.9		0.7		1.1		ns
t <sub>h</sub>	Hold time, data after LE↑	§		1.2		1.5		1.1		ns

<sup>§</sup> This information was not available at the time of publication.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## SN74ALVCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCES088D - OCTOBER 1996 - REVISED JUNE 1999

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
+ .	D	Q	†	1	5.3		5.2	1.2	4.3	ns
<sup>t</sup> pd	LE		†	1	5.9		5.6	1	4.7	115
t <sub>en</sub>	ŌĒ	Q	†	1	6.5		6.5	1	5.3	ns
<sup>t</sup> dis	ŌĒ	Q	†	1.1	5.6		4.9	1.3	4.4	ns

<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		PARAMETER TEST CONDITIONS				V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 V V <sub>CC</sub> = 3.		UNIT
	PARAMETER		TEST CONDITIONS		TYP	TYP	TYP	ONII
	Power dissipation capacitance	Outputs enabled	Cı = 0. f = 10 MHz	†	24	27	pF	
C <sub>pd</sub>		Outputs disabled	$C_L = 0$ ,	1 = 10 WIHZ	†	2	2	pr

<sup>†</sup> This information was not available at the time of publication.

**ENABLE AND DISABLE TIMES** 

SCES088D - OCTOBER 1996 - REVISED JUNE 1999

## PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.


**PROPAGATION DELAY TIMES** 

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q$  = 50  $\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpZL and tpZH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES088D - OCTOBER 1996 - REVISED JUNE 1999

## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated