### 查询SN74ALVCH16841供应商

### 捷多邦,专业PCB打样工厂,24小时**分时得4点**LVCH16841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCES043D – JULY 1995 – REVISED FEBRUARY 1999

DGG OR DL PACKAGE

(TOP VIEW)

- Member of the Texas Instruments Widebus<sup>™</sup> Family
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 20-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch
in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state,
the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16841 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus and EPIC are trademarks of Texas Instruments Incorporated.



10E	1	U	56	11 F
1Q1 [	2		55	1D1
1Q2	3		54	
GND [	4		53	GND
1Q3 🛛	5		52	1D3
	6		51	] 1D4
v <sub>cc</sub> [	7		50	] v <sub>cc</sub>
1Q5 [	8		49	1D5
1Q6 🛛	9		48	1D6
1Q7 🛛	10		47	1D7
gnd [	11		46	GND
1Q8 🛛	12		45	1D8
1Q9	13			1D9
1Q10	14		43	1D10
2Q1	15		42	2D1
2Q2	16		41	2D2
2Q3 🛛	17			2D3
GND	18		39	GND
2Q4 🛛	19		38	2D4
2Q5 🛛	20		37	2D5
2Q6 🛛	21		36	2D6
v <sub>cc</sub> [	22		35	V <sub>CC</sub>
2Q7 [			34	2D7
2Q8	24		33	2D8
GND	25		32	
2Q9	26		31	2D9
2Q10	27		30	2D10
20E 🛛	28		29	2LE

#### FUNCTION TABLE 10 hit la

	(each 10-bit latch)									
	INPUTS	OUTPUT								
OE	LE	D	Q							
L	Н	Н	Н							
L	Н	L	L							
L	L	Х	Q <sub>0</sub>							
Н	Х	Х	Z							


## logic symbol<sup>†</sup>

	1			l	
1 <b>0E</b>	56	EN2			
1LE	28	C1			
2 <mark>0E</mark>		EN4			
2LE	29	СЗ			
	55			2	
1D1	54	1D	2 ▽	3	1Q1
1D2		-			1Q2
1D3	52			5	1Q3
1D4	51			6	1Q4
1D5	49	<u> </u>		8	1Q5
	48			9	
1D6	47	]		10	1Q6
1D7	45	1		12	1Q7
1D8	44	i		13	1Q8
1D9	43			14	1Q9
1D10		-			1Q10
2D1	42	3D	4 ▽	15	2Q1
2D2	41			16	2Q2
2D3	40	<u> </u>		17	2Q3
	38			19	
2D4	37	<b> </b>		20	2Q4
2D5	36	ļ		21	2Q5
2D6	34	1		23	2Q6
2D7	33			24	2Q7
2D8		-			2Q8
2D9	31	-		26	2Q9
2D10	30			27	2Q10

 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES043D - JULY 1995 - REVISED FEBRUARY 1999



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$\dots$ –0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
	/IL Low-level input voltage /I Input voltage /O Output voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	VCC	V	
Vo	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-4		
	Ligh lough output ourrest	V <sub>CC</sub> = 2.3 V		-12		
ЮН	VO Output voltage	V <sub>CC</sub> = 2.7 V		-12	mA	
VI  Input voltage    VO  Output voltage	V <sub>CC</sub> = 3 V		-24			
		V <sub>CC</sub> = 1.65 V		4		
1		V <sub>CC</sub> = 2.3 V		12		
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	·		10	ns/V	
Тд	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PARAMETE	R TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2	2			
PARAMETER        VOH	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -6 \text{ mA}$	2.3 V	2				
		2.3 V	1.7			V	
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
		3 V	2.4				
Vol	$I_{OH} = -24 \text{ mA}$	3 V	2				
	l <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2		
	$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
	I <sub>OL</sub> = 6 mA	2.3 V			0.4	V	
	$l_{r} = 12 \text{ m}$	2.3 V			0.7	V	
	$I_{OL} = 12 \text{ mA}$	2.7 V			0.4		
	I <sub>OL</sub> = 24 mA	3 V			0.55		
lj	$V_{I} = V_{CC}$ or GND	3.6 V			±5	μΑ	
	VI = 0.58 V	1.65 V	25				
	VI = 1.07 V	1.65 V	-25				
	$V_{I} = 0.7 V$	2.3 V	45				
	VI = 1.7 V	2.3 V	-45			μΑ	
	VI = 0.8 V	3 V	75				
	$V_{I} = 2 V$	3 V	-75				
	$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	3.6 V			±10	μΑ	
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V			40	μΑ	
ΔICC	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
C	nputs	3.3 V		4.5		рF	
C <sub>i</sub> Data inp	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		6.5		P	
C <sub>0</sub> Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high or low	§		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE $\uparrow$	§		0.9		0.7		1.1		ns
th	Hold time, data after LE $\uparrow$	§		1.2		1.5		1.1		ns

§ This information was not available at time of publication.



# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	ARAMETER FROM (INPUT)		TO (OUTPUT) V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		$V_{CC} = 2.5 V \\ \pm 0.2 V V_{CC} = 2.7 V \frac{V_{CC} = 3.3 V}{\pm 0.3 V}$		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
		(001701)	(ОСТРОТ) ТҮР	MIN	MAX	MIN	MAX	MIN	MAX			
+ .	D	Q	†	1	5		4.7	1.2	3.9	200		
<sup>t</sup> pd	LE	Q	†	1	5.6		5.1	1	4.3	ns		
ten	OE	Q	†	1	6.2		6	1	4.9	ns		
<sup>t</sup> dis	OE	Q	†	1.1	5.3		4.3	1.3	4.1	ns		


<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		PARAMETER TEST CONDITIONS			V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	†	12	20	ρF
Cpd	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	†	1	3	рг

<sup>†</sup> This information was not available at the time of publication.

SCES043D - JULY 1995 - REVISED FEBRUARY 1999




NOTES: A.  $C_{\mbox{L}}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES043D - JULY 1995 - REVISED FEBRUARY 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES043D - JULY 1995 - REVISED FEBRUARY 1999



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated