捷多邦,专业PCB打**SNI5**4ABT22441章 SNI74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS233B - JANUARY 1991 - REVISED JANUARY 1997

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the SN54ABT2240, SN74ABT2240A and 'ABT2244A, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and \overline{OE} inputs. These devices feature high fan-out and improved fan-in.

The outputs, which are designed to sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.

SN54ABT2241 . . . J PACKAGE SN74ABT2241 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT2241 ... FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54ABT2241 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT2241 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SCBS233B - JANUARY 1991 - REVISED JANUARY 1997

FUNCTION TABLES

INP	JTS	OUTPUT				
1OE	1A	1Y				
L	Н	Н				
L	L	L				
Н	Χ	Z				


INP	JTS	OUTPUT
20E	2A	2Y
Н	Н	Н
Н	L	L
L	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






SN54ABT2241, SN74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS233B - JANUARY 1991 - REVISED JANUARY 1997

schematic of Y outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power	er-off state, V _O –0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DB pa	ckage 115°C/W
DW pa	ckage 97°C/W
N pack	kage 67°C/W
PW pa	ckage 128°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SN54ABT2241, SN74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS233B – JANUARY 1991 – REVISED JANUARY 1997

recommended operating conditions (see Note 3)

				T2241	SN74AB	UNIT	
			MIN	MAX	MIN	MAX	UNII
V _{CC} Supply voltage				5.5	4.5	5.5	V
VIH High-level input voltage				E	2		V
V _{IL} Low-level input voltage				0.8		0.8	V
V _I Input voltage				V _{CC}	0	VCC	V
IOH High-level output current				-24		-32	mA
loL	IOL Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q.	5		5	ns/V
TA	A Operating free-air temperature		– 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T,	T _A = 25°C			SN54ABT2241		SN74ABT2241		
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		V	
\/		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3			
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2					
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V _{CC} = 4.5 V,	I _{OL} = 12 mA			0.8		0.8		0.8	V	
V _{hys}					100						mV	
l _l		V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			50		50		50	μΑ	
lozL		V _{CC} = 5.5 V,	V _O = 0.5 V			-50		<u>4</u> -50		-50	μΑ	
l _{off}		$V_{CC} = 0$,	V _I or V _O ≤ 4.5 V			±100	,	2		±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50	2790	50		50	μΑ	
I _O ‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	2 –50	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high		1	250		250		250	μΑ	
Icc		$I_O = 0$,	Outputs low		24	30		30		30	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ	
	Data inputs	l I	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
Δl _{CC} §		Other inputs at VCC or GND	Outputs disabled			0.05		0.05		0.05	mA	
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5		
Ci	C _i	V _I = 2.5 V or 0.5 V			3						pF	
Co	Co	V _O = 2.5 V or 0.5 V			8.5						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT2241, SN74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS


SCBS233B - JANUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (OUTPU		V _{CC} = 5 V, T _A = 25°C			SN54ABT2241		SN74ABT2241		UNIT
		(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	Y	1	3	4.3	1	4.8	1	4.7	ns
tPHL			1	4.3	5.3	1,	¥ 5.7	1	5.6	
^t PZH	OE or OE	Y	1.1	3.5	4.8	1,1	6.1	1.1	5.8	ns
tPZL			2.1	6.2	7.6	2,1	8.6	2.1	8.4	
t _{PHZ}	OE or OE	V	1.7	4.2	5.6	01.7	6.7	1.7	6.6	
tPLZ		T T	1.7	3.9	5.8	1.7	6.9	1.7	6.4	ns

SCBS233B - JANUARY 1991 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated