

CMOS ASYNCHRONOUS FIFO WITH RETRANSMIT 1K x 9, 2K x 9, 4K x 9

IDT72021 IDT72031 IDT72041


FEATURES:

- · First-In/First-Out Dual-Port memory
- Bit organization
 - IDT72021—1K x 9
 - IDT72031—2K x 9
 - IDT72041—4K x 9
- · Ultra high speed
 - IDT72021—25ns access time
 - IDT72031—35ns access time
 - IDT72041—35ns access time
- · Easily expandable in word depth and/or width
- Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable (OE) and Almost Empty/Almost Full Flag (AEF)
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- Auto-retransmit capability
- Available in 32-pin DIP and PLCC
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is avail able, tested to military electrical specifications

DESCRIPTION:

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/First-Out). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a Static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/ 031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, (HF, FF, EF, AEF) to monitor data overflow and underflow. Output Enable (OE) is provided to control the flow of data through the output port. Additional key features are Write (\overline{W}) , Read (\overline{R}) , Retrans $mit(\overline{RT})$, First Load (\overline{FL}), Expansion In (\overline{XI}) and Expansion Out (XO). The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable (OE) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.



2677 drw 01

logo is a registered trademark of Integrated Device Technology, Inc. is a trademark of National Semiconductor Co.

PLCC TOP VIEW

DIP TOP VIEW

2677 drw 02

PIN CONFIGURATIONS Vcc ☐ 1 32 ☐ Vcc $\overline{\mathbb{W}}$ 2 □ D4 31 D3 D8 VCC VCC D4 D5 INDEX D8 ☐ 3 30 □ D5 D₃ ☐ 4 29 □ D6 □ D7 32 31 30 D₂ 5 28 1 D2 29 D1 ☐ ☐ FL/RT 」5 D₆ 27 D1 6 28 D7 D₀ ☐ 7 26 RS Dο 7 27 FL/RT □ Œ XI ☐ 8 D32-1 25 \overline{XI} $\overline{\mathsf{RS}}$ 8 26 ☐ EF ĀĒF ☐ 9 24 J32-1 **AEF** 9 25 ŌĒ FF ☐ 10 ☐ XO/HF 23 FF ĒĒ] 10 24 ☐ Q7 Q0 ☐ 11 22 $\overline{XO}/\overline{HF}$ Q₀ 23 Q1 🗌 12 21 ☐ Q6 Q1] 12 22 Q7 Q2 🛮 13 20 ☐ **Q**5 Q2 13 21 Q6 Q3 🛮 14 □ Q4 14 15 16 17 18 19 20 19 Q8 [15 □R 18 GND ☐ 16 GND 17

2677 drw 03

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0-D8	Inputs	I	Data inputs for 9-bit wide data.
RS	Reset	_	When \overline{RS} is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. \overline{HF} and \overline{FF} go HIGH, and \overline{AEF} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up. \overline{RS} and \overline{W} must be HIGH during \overline{RS} cycle.
W	Write	_	When WRITE is LOW, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, FF must be HIGH. When the FIFO is full (FF-LOW), the internal WRITE operation is blocked.
R	Read	I	When READ is LOW, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, $\overline{\text{EF}}$ must be HIGH. When the FIFO is empty ($\overline{\text{EF}}$ -LOW), the internal READ operation is blocked. The three-state output buffer is controlled by the read signal and the external output control $\overline{(\text{OE})}$.
FL/RT	First Load/ Retransmit	_	This is a dual-purpose input. In the single device configuration (\overline{XI} grounded), activating retransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{R} and \overline{W} must be HIGH before setting $\overline{FL/RT}$ LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ -LOW indicates the first activated device.
XI	Expansion In	_	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
ŌĒ	Output Enable	_	When \overline{OE} is set HIGH, the data flow through the three-state output buffer is inhibited regardless of an active READ operation. A read operation does increment the read pointer in this situation. When \overline{OE} is set LOW, Qo-Q8 are still in a HIGH impedance condition if no READ occurs. For a complete READ operation with data appearing on Qo-Q8, both \overline{R} and \overline{OE} should be asserted LOW.
FF	Full Flag	0	When $\overline{\text{FF}}$ goes LOW, the device is full and further WRITE operations are inhibited. When $\overline{\text{FF}}$ is HIGH, the device is not full.
ĒĒ	Empty Flag	0	When $\overline{\text{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is HIGH, the device is not empty.
ĀĒF	Almost-Empty/ Almost-Full Flag	0	When \overline{AEF} is LOW, the device is empty to 1/8 full or 7/8 to completely full. When \overline{AEF} is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
Q0-Q8	Outputs	0	Data outputs for 9-bit wide data.

2677 tbl 03

STATUS FLAG

Numb	er of Words i	n FIFO				
1K	2K	4K	FF	ĀĒĒ	HF	ĒĒ
0	0	0	Н	L	Н	L
1-127	1-255	1-511	Н	L	Н	Н
128-512	256-1024	512-2048	Н	Н	Н	Н
513-896	1025-1792	2049-3584	Н	Н	L	Н
897-1023	1793-2047	3585-4095	Н	L	L	Н
1024	2048	4096	L	L	L	Н

2677 tbl I 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	10	pF

NOTE:

1. These parameters are sampled and not 100% tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial	2.0			V
VIH	Input High Voltage Military	2.2			V
VIL ⁽¹⁾	Input Low Voltage Commercial and Military	_	_	0.8	V
NOTE:	-	•	-		2677 tbl 05

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS — IDT72021

(Commercial: $VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Co	DT7202 ommerc =25,35	ial	ı	0T72021 Military =30,40r		IDT72021 Commercial tA =50ns		ial	ı	OT7202 ² Military A =50ns		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	–1	_	1	-10	_	10	-1	_	1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	-10	_	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage IOH = –2mA	2.4	_	_	2.4	_		2.4	_	_	2.4	_	_	V
VoL	Output Logic "0" Voltage IoL = 8mA	_	_	0.4	_	_	0.4	_	_	0.4	_	_	0.4	V
ICC1 ^(3,4)	Active Power Supply Current	_	_	120	_	_	140	_	50	80	_	70	100	mA
ICC2 ⁽³⁾	Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = VIH)$	_	_	12	_	_	20	_	5	8	_	8	15	mA
ICC3 ⁽³⁾	Power Down Current (All Input = Vcc – 0.2V)	_	_	500	_	_	900	_	_	500	_	_	900	μА

2677 tbl 06

DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041

(Commercial: $VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Co	DT7203 DT7204 ommero =35,50	1 cial	IDT72031 IDT72041 Military ta =40,50ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10	_	10	μΑ
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage IouT = -2mA	2.4	_	_	2.4			V
Vol	Output Logic "0" Voltage IouT = 8mA		_	0.4	_	_	0.4	V
ICC1 ^(3,5)	Active Power Supply Current	_	75	120	_	100	150	mA
ICC2 ⁽³⁾	Standby Current ($\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = VIH$)	_	8	12	_	12	25	mA
ICC3 ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	_	_	2	_	_	4	mA

NOTES:

2677 tbl 07

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with \overline{OE} = HIGH.
- 4. Tested at f = 20MHz.
- 5. Tested at f = 15.3 MHz.

AC ELECTRICAL CHARACTERISTICS — IDT72021(1)

(Commercial: $VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Co	m'l	M	il.	Co	m'l	М	il.	Com'l	& Mil.	
		7202	21L25	7202	1L30	7202	21L35	7202	1L40	7202	1L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	28.5	_	25	_	22.2	_	20	_	15	MHz
trc	R Cycle Time	35	_	40	_	45	_	50	_	65	_	ns
tA	Access Time	_	25	_	30	_	35	_	40	_	50	ns
trr	R Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
trpw	R Pulse Width ⁽²⁾	25	_	30	_	35	_	40	_	50	_	ns
trlz	R Pulse LOW to Data Bus at Low-Z ⁽³⁾	5	_	5	_	5	_	5	_	10	_	ns
twLz	$\overline{\mathbb{W}}$ Pulse HIGH to Data Bus at Low-Z ^(3,4)	5	_	5	_	5	_	5	_	5	_	ns
tDV	Data Valid from R Pulse HIGH	5	_	5	_	5	_	5	_	5	_	ns
trhz	\overline{R} Pulse HIGH to Data Bus at High-Z ⁽³⁾	_	18	_	20	_	20	_	25	_	30	ns
twc	W Cycle Time	35	_	40	_	45	_	50	_	65	_	ns
twpw	W Pulse Width ⁽²⁾	25	_	30	_	35	_	40	_	50	_	ns
twr	W Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
tDS	Data Set-up Time	15	_	18	_	18	_	20	_	30	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	5	_	ns
trsc	RS Cycle Time	35	_	40	_	45	_	50	_	65	_	ns
trs	RS Pulse Width ⁽²⁾	25	_	30	_	35	_	40	_	50	_	ns
trss	RS Set-up Time	25	_	30	_	35	_	40	_	50	_	ns
trsr	RS Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
trtc	RT Cycle Time	35	_	40	_	45	_	50	_	65	_	ns
trt	RT Pulse Width ⁽²⁾	25	_	30	_	35	_	40	_	50	_	ns
trtr	RT Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
tRSF1	RS to EF and AEF LOW	_	35	_	40	_	45	_	50	_	65	ns
tRSF2	RS to HF and FF HIGH	_	35	_	40	_	45	_	50	_	65	ns
tref	R LOW to EF LOW	_	25	_	30	_	30	_	35	_	45	ns
trff	R HIGH to FF HIGH	_	25	_	30	_	30	_	35	_	45	ns
trpe	R Pulse Width After EF HIGH	25	_	30	_	35	_	40	_	50	_	ns
tWEF	W HIGH to EF HIGH	_	25	_	30	_	30	_	35	_	45	ns
twff	W LOW to EF LOW	_	25	_	30	_	30	_	35	_	45	ns
twhF	W LOW to HF LOW	_	35	_	40	_	45	_	50	_	65	ns
trhf	R HIGH to HF HIGH	_	35	_	40	_	45	_	50	_	65	ns
twpf	W Pulse Width after FF HIGH	25	_	30	_	35	_	40	_	50	_	ns
trF	R HIGH to Transitioning AEF	_	35	 	40	_	45	_	50	<u> </u>	65	ns
twF	W LOW to Transitioning AEF	_	35	<u> </u>	40	_	45	_	50	<u> </u>	65	ns
toehz	OE HIGH to High-Z (Disable) ⁽³⁾	0	12	0	15	0	17	0	20	0	25	ns
toelz	OE LOW to Low-Z (Enable) ⁽³⁾	0	12	0	15	0	17	0	20	0	25	ns
tAOE	OE LOW Data Valid (Q0–Q8)	_	15	_	18	_	20	_	25	_	30	ns

NOTES:

2677 tbl 08

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041⁽¹⁾

(Commercial: $VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		C	om'l	М	il.	Com'l	and Mil.	
			1L35 1L35		31L40 11L40		31L50 41L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	22.2	_	20	_	15	MHz
trc	R Cycle Time	45	_	50	_	65	_	ns
tA	Access Time	_	35	_	40	_	50	ns
trr	R Recovery Time	10	_	10		15	_	ns
trpw	R Pulse Width ⁽²⁾	35	_	40	_	50	_	ns
trlz	R Pulse LOW to Data Bus at Low-Z ⁽³⁾	5	_	5	_	10	_	ns
twLz	$\overline{\mathbb{W}}$ Pulse HIGH to Data Bus at Low-Z ^(3,4)	5	_	5	_	5	_	ns
tDV	Data Valid from R Pulse HIGH	5	_	5	_	5	_	ns
trhz	R Pulse HIGH to Data Bus at High-Z ⁽³⁾		20	_	25	_	30	ns
twc	W Cycle Time	45	_	50	_	65	_	ns
twpw	$\overline{\mathbb{W}}$ Pulse Width ⁽²⁾	35	_	40	_	50	_	ns
twr	W Recovery Time	10	_	10	_	15	_	ns
tDS	Data Set-up Time	18	_	20	_	30	_	ns
tDH	Data Hold Time	0	_	0	_	5	_	ns
trsc	RS Cycle Time	45	_	50	_	65	_	ns
trs	RS Pulse Width ⁽²⁾	35	_	40	_	50	_	ns
trss	RS Set-up Time	35	_	40	_	50	_	ns
trsr	RS Recovery Time	10	_	10	_	15	_	ns
trtc	RT Cycle Time	45	_	50	_	65	_	ns
trt	RT Pulse Width ⁽²⁾	35	_	40	_	50	_	ns
trtr	RT Recovery Time	10	_	10	_	15	_	ns
tRSF1	RS to EF and AEF LOW	_	45	_	50	_	65	ns
tRSF2	RS to HF and FF HIGH	_	45	_	50	_	65	ns
tref	R LOW to EF LOW		30	_	35	_	45	ns
trff	R HIGH to FF HIGH	_	30	_	35	_	45	ns
trpe	R Pulse Width After EF HIGH	35	_	40	_	50	_	ns
tweF	W HIGH to EF HIGH		30	_	35	_	45	ns
twff	W LOW to EF LOW	_	30	_	35	_	45	ns
twhf	W LOW to HF LOW	-	45	_	50	_	65	ns
trhf	R HIGH to HF HIGH	-	45	<u> </u>	50	<u> </u>	65	ns
twpf	W Pulse Width after FF HIGH	35	<u> </u>	40	_	50	_	ns
trF	R HIGH to Transitioning AEF	-	45	_	50	_	65	ns
twF	W LOW to Transitioning AEF	_	45	_	50	_	65	ns
toehz	OE HIGH to High-Z (Disable)(3)	0	17	0	20	0	25	ns
toelz	OE LOW to Low-Z (Enable) ⁽³⁾	0	17	0	20	0	25	ns
taoe	OE LOW Data Valid (Q0–Q8)	_	20	_	25	<u> </u>	30	ns

NOTES:

2677 tbl 09


^{1.} Timings referenced as in AC Test Conditions.

^{2.} Pulse widths less than minimum value are not allowed.

^{3.} Values guaranteed by design, not currently tested.

^{4.} Only applies to read data flow-through mode.

AC TEST CONDITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2677 tbl 10



or equivalent circuit

Figure 1. Output Load

* Includes scope and jig capacitances.




Figure 2. Reset

NOTES:

- 1. $\overline{\text{EF}}$, $\overline{\text{FF}}$, $\overline{\text{HF}}$, and $\overline{\text{AEF}}$ may change status during Reset, but flags will be valid at trsc.
- 2. \overline{W} and \overline{R} = VIH around the rising edge of \overline{RS} .




Figure 3. Asynchronous Write and Read Operation

NOTE:

1. Assume \overline{OE} is asserted LOW.




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write

NOTE:

1. Assume $\overline{\mathsf{OE}}$ is asserted LOW.




Figure 6. Retransmit




Figure 7. Empty Flag Timing
Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 8. Full Flag Timing




Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 10. Output Enable and Read Operation Timings




Figure 11. Expansion Out




Figure 12. Expansion In

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 13).




Figure 13. Block Diagram of Single 1K/2K/4K x 9 FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ($\overline{\text{EF}}$, $\overline{\text{FF}}$, $\overline{\text{HF}}$, and $\overline{\text{AEF}}$) can be detected from any one

device. Figure 14 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.




Figure 14. Block Diagram of 1K/2K/4K x 18 FIFO Memory Used in Width Expansion Configuration

NOTE:

1. Flag detection is accomplished by monitoring the FF, EF, HF and AEF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than 1K/2K/4K words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designed by grounding the First Load (FL) control input.
- 2. All other devices must have \overline{FL} in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 15.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 15.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode. For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e., $\overline{\text{FF}}$ is monitored on the device where $\overline{\text{W}}$ is used; $\overline{\text{EF}}$ is monitored on the device where $\overline{\text{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of W, called the first write edge. It remains on the bus until the R line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHZ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that \overline{R} was LOW, more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when \overline{R} was LOW. On toggling \overline{R} , the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line, being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W}

line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

TRUTH TABLES TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Interna	Outputs				
Mode	RS	RT	ΧĪ	Read Pointer	Write Pointer	ĒĒ	FF	HF	ĀĒĒ
Reset	0	Х	0	Location Zero	Location Zero	0	1	1	0
Retransmit	1	0	0	Location Zero	Unchanged	Х	Χ	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х	Х

NOTE:

2677 tbl 11

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs			Interna	I Status	Outputs		
Mode	RS	FL	XĪ	Read Pointer	Write Pointer	ĒĒ	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	Х	Х	Х	

NOTE:

2677 tbl 12

^{1.} \overline{XI} is connected to \overline{XO} of previous device. See Figure 15. \overline{RS} = Reset Input $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Flag Full Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output, \overline{AEF} = Almost Empty/Almost Full Flag.




Figure 15. Block Diagram of 3K/6K/12K x 9 FIFO Memory (Depth Expansion)

NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.

^{1.} Pointer will increment if flag is HIGH.




Figure 16. Compound FIFO Expansion

NOTES:

- 1. For depth expansion block see section od Depth Expansion and Figure 15.
- 2. For Flag detection see section on Width Expansion and Figure 14.




Figure 17. Bidirectional FIFO Mode




Figure 18. Read Data Flow-Through Mode

2677 drw 21

NOTE:





Figure 19. Write Data Flow-Through Mode

NOTE:

1. Assume \overline{OE} is asserted LOW.

ORDERING INFORMATION



2677 drw 23