

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

**HEF4043B
MSI
Quadruple R/S latch with 3-state outputs**

Product specification
File under Integrated Circuits, IC04

January 1995

Quadruple R/S latch with 3-state outputs**HEF4043B
MSI****DESCRIPTION**

The HEF4043B is a quadruple R/S latch with 3-state outputs with a common output enable input (EO). Each latch has an active HIGH set input (S_0 to S_3), an active HIGH reset input (R_0 to R_3) and an active HIGH 3-state output (O_0 to O_3).

When EO is HIGH, the state of the latch output (O_n) can be determined from the function table below. When EO is LOW, the latch outputs are in the high impedance OFF-state. EO does not affect the state of the latch.

The high impedance off-state feature allows common busing of the outputs.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4043BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4043BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4043BT(D): 16-lead SO; plastic (SOT109-1)

(): Package Designator North America

PINNING

EO common output enable input

 S_0 to S_3 set inputs (active HIGH) R_0 to R_3 reset inputs (active HIGH) O_0 to O_3 3-state buffered latch outputs**FUNCTION TABLE**

INPUTS			OUTPUT O_n
EO	S_n	R_n	
L	X	X	Z
H	L	H	L
H	H	X	H
H	L	L	latched

Notes

1. H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state immaterial

Z = high impedance state

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

Quadruple R/S latch with 3-state outputs


HEF4043B
MSI

Fig.3 Logic diagram.




Fig.4 Logic diagram (one latch).

Quadruple R/S latch with 3-state outputs

HEF4043B
MSI

AC CHARACTERISTICS



 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays $R_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}		90	180	ns
	10			35	70	ns
	15			25	50	ns
	5	t_{PLH}		65	135	ns
				25	50	ns
				15	35	ns
Output transition times HIGH to LOW	5	t_{THL}		60	120	ns
	10			30	60	ns
	15			20	40	ns
	5	t_{TLH}		60	120	ns
				30	60	ns
				20	40	ns
3-state propagation delays Output disable times $EO \rightarrow O_n$ HIGH	5	t_{PHZ}		45	90	ns
	10			20	35	ns
	15			10	25	ns
	5	t_{PLZ}		50	100	ns
				20	40	ns
				10	25	ns
	Output enable times $EO \rightarrow O_n$ HIGH	5	t_{PZH}	25	50	ns
		10		15	30	ns
		15		10	25	ns
		5	t_{PZL}	40	80	ns
				20	45	ns
				15	35	ns
Minimum S_n pulse width; HIGH	5	t_{WSH}	30	15		see also waveforms Fig.5
	10		20	10		
	15		16	8	ns	
	5	t_{WRH}	30	15	ns	
			20	10	ns	
			16	8	ns	

Quadruple R/S latch with 3-state outputs

HEF4043B
MSI

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$1100 f_i + \sum(f_o C_L) \times V_{DD}^2$	where
	10	$4400 f_i + \sum(f_o C_L) \times V_{DD}^2$	f_i = input freq. (MHz)
	15	$11\ 400 f_i + \sum(f_o C_L) \times V_{DD}^2$	f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)



7Z73758.1

Fig.5 Waveforms showing minimum S_n and R_n pulse widths.**APPLICATION INFORMATION**

An example of application for the HEF4043B is:

- Four-bit storage with output enable