查询SN54ABTH16244 供应商

捷多邦,专**多N54ABT/H16244**加**SNF4A**BTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS677D – SEPTEMBER 1996 – REVISED MARCH 2000

- Members of the Texas Instruments *Widebus*[™] Family
- State-of-the-Art *EPIC*-II*B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce)
 <1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB
 Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink
 Small-Outline (DGG), Thin Very
 Small-Outline (DGV) Packages, and 380-mil
 Fine-Pitch Ceramic Flat (WD) Packages

description

The 'ABTH16244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH16244 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Hebus and EPIC-IIB are trademarks of Texas Instruments Incorporated



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ABTH16244 WD PACKAGE SN74ABTH16244 DGG, DGV, OR DL PACKAGE (TOP VIEW)									
1 <u>0</u>	JU	40							
		48	2OE						
1Y1	2	- H	1A1						
1Y2		. He	1A2						
GND	4	45	GND						
1Y3	5	44] 1A3						
1Y4 🛛	6] 1A4						
v _{cc} [7	42	V _{CC}						
2Y1	8	41	2A1						
2Y2	9	40	2A2						
GND	10	39	GND						
2Y3	11	38	2A3						
2Y4	12	37	2A4						
3Y1	13	36	3A1						
3Y2	14	35	3A2						
GND	15	34] GND						
3Y3	16	33] 3A3						
3Y4 🛛	17	32] 3A4						
v _{cc} [18	31	V _{CC}						
4Y1	19	30							
4Y2	20	29] 4A2						
GND	21	28] gnd						

4A3

4A4

3OE

26

25

4Y3 22

4Y4 23

24

40E

SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000

FUNCTION TABLE

(each buffer)								
INP	UTS	OUTPUT						
OE	Α	Y						
L	Н	Н						
L	L	L						
н	Х	Z						

logic symbol[†]


	1 .					
1 <mark>0E</mark>	48	EN1				
2 <mark>0E</mark>		EN2				
3 <mark>0</mark> E	25	EN3				
40E	24	EN4				
40E						
1A1	47		1	1 ▽	2	1Y1
1A1	46			IV	3	
1A2	44	}			5	1Y2
1A3	43	}			6	1Y3
	41	┣—		• \(\neq \)	8	1Y4
2A1	40		1	2 ▽	9	2Y1
2A2	38	┣—			11	2Y2
2A3	37	1			12	2Y3
2A4	36	┨────			13	2Y4
3A1	35		1	3 ▽	14	3Y1
3A2	33	┨───			16	3Y2
3A3	32	1			17	3Y3
3A4	30	1			19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2	27				22	4Y2
4A3	26				22	4Y3
4A4	20				23	4Y4


[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, V_{O}	
Current into any output in the low state, IO: SN54ABTH16244	
SN74ABTH16244	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 3)

					SN74ABTI	UNIT		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		V	
VIL	Low-level input voltage		0.8		0.8	V		
VI	VI Input voltage			VCC	0	VCC	V	
ЮН	High-level output current			-24		-32	mA	
IOL	Low-level output current			48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Т	T _A = 25°C			SN54ABTH16244		SN74ABTH16244		
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	l _l = –18 mA			-1.2		-1.2		-1.2	V	
	V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5			
	V _{CC} = 5 V,	IOH = -3 mA	3			3		3		V	
VOH	V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2					
	VCC = 4.5 V	I _{OH} = -32 mA	2*					2			
Ve	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL	VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}				100						mV	
lj	V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA	
ha is	V _{CC} = 4.5 V	V _I = 0.8 V	100			100		100		۸	
ll(hold)		V _I = 2 V	-40			-40		-40		μA	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μA	
IOZL	V _{CC} = 5.5 V,	V _O = 0.5 V			-10		-10		-10	μΑ	
l _{off}	$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100				±100	μA	
ICEX	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ	
lo‡	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	V _{CC} = 5.5 V,	Outputs high			3		3		3		
ICC	$I_{O} = 0,$	Outputs low			32		32		32	mA	
	$V_I = V_{CC} \text{ or } GND$	Outputs disabled			3		3		3		
∆ICC§	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	mA	
Ci	VI = 2.5 V or 0.5 V			3						pF	
Co	V _O = 2.5 V or 0.5 V			8						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTH16244		SN74ABTH16244		UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	v	1	2.3	3.2	0.7	3.6	1	3.5	20
^t PHL	A	Ť	1	2.6	3.7	0.5	4.2	1	4.1	ns
^t PZH		v	1	3	3.8	0.7	4.9	1	4.8	
^t PZL	OE	Ť	1	3.2	4	0.9	5.3	1	4.8	ns
^t PHZ		v	1	3.6	4.4	0.7	5.3	1	4.8	
^t PLZ	OE	ſ	1	2.9	3.7	1	4.6	1	4.1	ns



SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- Vaveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$

D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated