## 捷多邦,专业PCB打**SN54AG不16244** 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS116B - MARCH 1990 - REVISED APRIL 1996

- Members of the Texas Instruments
  Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The SN54ACT16244 and 74ACT16244 are 16-bit buffers/line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide true outputs and symmetrical  $\overline{OE}$  (active-low) output-enable inputs.

SN54ACT16244 . . . WD PACKAGE 74ACT16244 . . . DGG OR DL PACKAGE (TOP VIEW)

				L	
1OE	1	U	48	þ	2OE
1Y1	2		47		1A1
1Y2	3		46		1A2
GND	4		45		GND
1Y3	5		44		1A3
1Y4	6		43		1A4
$V_{CC}$	7		42		$V_{CC}$
2Y1	8		41		2A1
2Y2	9		40		2A2
GND	10		39		GND
2Y3	11		38		2A3
2Y4	12		37		2A4
3Y1	13		36		3A1
3Y2	14		35		3A2
GND	15		34		GND
3Y3	16		33		3A3
3Y4	17		32		3A4
$V_{CC}$	18		31		$V_{CC}$
4Y1	19		30		4A1
4Y2	20		29		4A2
GND	21		28		GND
4Y3	22			_	4A3
4Y4	23			_	4A4
40E	24		25		3OE
			100		


The 74ACT16244 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16244 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16244 is characterized for operation from –40°C to 85°C.

# FUNCTION TABLE (each driver)

	(oddir dirivor)									
INPU	JTS	OUTPUT								
OE	Α	Y								
L	Н	Н								
CODA	L	L								
Н	Χ	Z								

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






## SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS116B - MARCH 1990 - REVISED APRIL 1996

#### logic symbol†





<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS116B - MARCH 1990 - REVISED APRIL 1996

#### logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T <sub>sto</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS116B - MARCH 1990 - REVISED APRIL 1996

#### recommended operating conditions (see Note 3)

		SN54AC	SN54ACT16244		74ACT16244		
		MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2		2		V	
$V_{IL}$	Low-level input voltage		0.8		0.8	V	
٧ <sub>I</sub>	Input voltage	0	VCC	0	VCC	V	
Vo	Output voltage	0	VCC	0	VCC	V	
IOH	High-level output current		-24		-24	mA	
loL	Low-level output current		24		24	mA	
Δt/Δν	Input transition rise or fall rate	0	10	0	10	ns/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTES: 3. Unused inputs should be tied to  $V_{CC}$  through a pullup resistor of approximately 5  $k\Omega$  or greater to prevent them from floating.

4. All V<sub>CC</sub> and GND pins must be connected to the proper voltage supply.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T	_ = 25°C	;	SN54AC	Γ16244	74ACT16244		UNIT	
PARAMETER		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
	Jan - 50 A	4.5 V	4.4			4.4		4.4		V	
	I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4			
Vou	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8			
VOH	10H = -24 IIIA	5.5 V	4.94			4.7		4.8		V	
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				1	
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
	Ι <sub>Ο</sub> L = 50 μΑ	4.5 V			0.1		0.1		0.1		
	ΙΟΣ = 50 μΑ	5.5 V			0.1		0.1		0.1		
Va	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44	٧	
VOL		5.5 V			0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65				
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65		
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
ΔlCC <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA	
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF	
Co	$V_O = V_{CC}$ or GND	5 V		13.5						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

## SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS116B - MARCH 1990 - REVISED APRIL 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T,	չ = 25°C	;	MIN	MAX	UNIT
	(1141 01)	(0011 01)	MIN	TYP	MAX	IVIIIV	WAX	
t <sub>PLH</sub>	Λ	Y	4	6.5	8.5	3	10.3	20
<sup>t</sup> PHL	A		3.4	6.3	8.7	3.4	10.1	ns
<sup>t</sup> PZH	ŌĒ	Y	3	5.8	8.1	3	10.5	ns
t <sub>PZL</sub>	OE		3.7	6.7	9.3	3.7	11	115
t <sub>PHZ</sub>	ŌĒ		5.4	8.1	11.5	5.4	13	ne
t <sub>PLZ</sub>	OE .	ſ	5	7.5	9.5	5	10.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


				74	ACT162	44		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
	(!!(! 01)	(6611 61)	MIN	TYP	MAX	IVIIIV	WAX	
<sup>t</sup> PLH	А	Y	4	6.5	8.5	4	9.4	ns
<sup>t</sup> PHL	A		3.4	6.3	8.7	3.4	9.5	5
<sup>t</sup> PZH	ŌĒ	V	3	5.8	8.1	3	8.9	ne
t <sub>PZL</sub>	OE	Ť	3.7	6.7	9.3	3.7	10.3	ns
<sup>t</sup> PHZ	ŌĒ	V	5.4	8.1	10.3	5.4	11.3	no
t <sub>PLZ</sub>	OE	ī	5	7.5	9.5	5	10.3	ns

## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER			TEST CONDITIONS		
C <sub>pd</sub> Pow	Dower discination conneitance	Outputs enabled	C: - 50 pE	ı = 50 pE. f = 1 MHz		"F
	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	11	pF

SCAS116B - MARCH 1990 - REVISED APRIL 1996

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{r} = 3 \text{ ns}$ ,  $t_{f} = 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated