查询SN54ABTH162245供应商

捷多邦, SN54AB神社162245时SN74ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

● Members of the Texas Instruments Widebus™ Family	SN54ABTH162245 WD PACKAGE SN74ABTH162245 DGG, DGV, OR DL PACKAGE (TOP VIEW)
 A-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required 	1DIR 1 48 10E 1B1 2 47 1A1
 State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation 	1B2 3 46 1A2 GND 4 45 GND
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	1B3 5 44 1 1A3 1B4 6 43 1A4
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	V _{CC} 7 42 V _{CC} 1B5 8 41 1A5
 Flow-Through Architecture Optimizes PCB Layout 	1B6 9 40 1A6 GND 10 39 GND
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1B7 11 38 1A7 1B8 12 37 1A8 2B1 13 36 2A1
Latch-Up Performance Exceeds 500 mA Per JESD 17	2B2 14 35 2A2 GND 15 34 GND 2B3 16 33 2A3
 ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	$2B4 \begin{bmatrix} 17 & 32 \end{bmatrix} 2A4$ $V_{CC} \begin{bmatrix} 18 & 31 \end{bmatrix} V_{CC}$ $2B5 \begin{bmatrix} 19 & 30 \end{bmatrix} 2A5$
 Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very 	2B6 20 29 2A6 GND 21 28 GND
Small-Outline (DGV), and Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	2B7 22 27 2A7 2B8 23 26 2A8 2DIR 24 25 2OE

description

The 'ABTH162245 devices are 16-bit noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $25 \cdot \Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH162245 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

FUNCTION TABLE

(each 8-bit s	ection)
---------------	---------

INP	UTS	ODEDATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
н	Х	Isolation				


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999



To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, Vo	
Current into any output in the low state, IO: SN54ABTH162245 (B port)	96 mA
SN74ABTH162245 (B port)	128 mA
SN54/74ABTH162245 (A port)	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 3)

				1162245	SN74ABTH	UNIT	
				MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	2	2		V	
VIL	Low-level input voltage			Q0.8		0.8	V
VI	Input voltage	0	<i>⊈</i> Vcc	0	VCC	V	
lau	High-level output current	B port	2	-24		-32	mA
ЮН	riigii-ievel output current	A port	20	-12		-12	MA
lai	DL Low-level output current	B port	20	48		64	mA
IOL		A port	60	12		12	MA
$\Delta t/\Delta v$	Input transition rise or fall rate	transition rise or fall rate Outputs enabled		10		10	ns/V
ТА	Operating free-air temperature			125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS712A – FEBRUARY 1998 – REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54ABTH162245			SN74ABTH162245			
					TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	l _l = –18 mA			-1.2			-1.2	V	
		V _{CC} = 5 V,	I _{OH} = -1 mA	2.5			2.5				
			I _{OH} = -1 mA	3			3				
	A port	$V_{CC} = 4.5 V$	$I_{OH} = -3 \text{ mA}$	3			3.1				
			I _{OH} = -12 mA				2.6				
VOH		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3			V	
	Durant		I _{OH} = -3 mA	2.5			2.5				
	B port	$V_{CC} = 4.5 V$	I _{OH} = -24 mA	2							
			I _{OH} = -32 mA				2				
	A port		I _{OL} = 12 mA			0.8			0.8		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.45			0.45	V	
	B port		I _{OL} = 64 mA						0.55		
V _{hys}	•				100	El.		100		mV	
Control II inputs	V _{CC} = 5.5 V, V _I = V _{CC} or GND		REV		±1			±1 u	μA		
	A or B ports				6	±20			±20	•	
		V _I = 0.8 V	100	2		100			A		
l(hold)		$V_{CC} = 4.5 V$	V _I = 2 V	-100	<u>,</u>		-100			μA	
l _{off}		$V_{CC} = 0,$ V _I or V _O = 0 to 4.5 V		Q					±100	μΑ	
, †	A port			-25		-90	-25		-100	A	
l0±	B port	V _{CC} = 5.5 V,	V _O = 2.5 V	-50		-180	-50 -18		-180	mA	
ICEX	-	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50			50	μΑ	
	A or B ports	r B ports $V_{CC} = 5.5 \text{ V},$ $I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs high			2			2		
ICC			Outputs low			32			32	mA	
			Outputs disabled			2			2		
∆lCC§	Data inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				2			2	mA	
00	Control inputs	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5			1.5		
C _i		V _I = 2.5 V or 0.5 V			3			3		pF	
C _{io}		V _O = 2.5 V or 0.5 V			6			6		pF	

[†] All typical values are at V_{CC} = 5 V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




SN54ABTH162245, SN74ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTH162245		SN74ABTH162245		UNIT	
	(INFOT)	(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	А	В	1	2.2	3.4	1	4.1	1	3.9	20	
^t PHL	A	В	1	2.3	3.7	1	4.4	1	4.2	ns	
^t PLH	в	А	1	2.7	4.1	1	4.9	1	4.6	ns	
^t PHL		A	1.5	3.1	4.6	1.5	5.2	1.5	5.1	115	
^t PZH	ŌĒ		В	1	3.6	5.2	1	6.4	1	6.3	ns
^t PZL		В	1	3.7	5.4	14	6.5	1	6.4	115	
^t PHZ	ŌE	В	2	4.4	5.8	2	6.4	2	6.3	ns	
^t PLZ	UE	В	1.5	3.3	4.7	9.5	5.6	1.5	5.2	115	
^t PZH	OE	Δ	1.5	4.1	6	4 1.5	7.2	1.5	7.1		
^t PZL		OE	A	1.5	4.3	6.1	1.5	7.3	1.5	7	ns
^t PHZ	OE		Δ	2	4.5	6.1	2	6.8	2	6.6	20
^t PLZ		A	1.5	3.7	5.1	1.5	6.1	1.5	5.7	ns	



SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999



B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

U TEXAS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated