捷多邦,专**多N54AHOT16245**办**SAF4AHCT16245 16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCLS335I - MARCH 1996 - REVISED JANUARY 2000

- Members of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Inputs Are TTL-Voltage Compatible
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

The 'AHCT16245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

SN54AHCT16245 . . . WD PACKAGE SN74AHCT16245...DGG, DGV, OR DL PACKAGE (TOP VIEW)

| | _ | | | | |
|-------------------|----|--------|----|---|----------|
| 1DIR | 1 | \cup | 48 | b | 1OE |
| 1B1 | 2 | | 47 | 6 | 1A1 |
| 1B2 | 3 | | 46 | | 1A2 |
| GND [| 4 | | 45 | 6 | GND |
| 1B3 [| 5 | | 44 | _ | 1A3 |
| 1B4 [| 6 | | 43 | þ | 1A4 |
| v _{cc} [| 7 | | 42 | 1 | V_{CC} |
| 1B5 [| 8 | | 41 | | 1A5 |
| 1B6 🛚 | 9 | | 40 | 1 | 1A6 |
| GND [| 10 | | 39 | 0 | GND |
| 1B7 🛚 | 11 | | 38 | | 1A7 |
| 1B8 🛚 | 12 | | | | 1A8 |
| 2B1 | 13 | | 36 | p | 2A1 |
| 2B2 | 14 | | 35 | p | 2A2 |
| GND [| 15 | | 34 | 0 | GND |
| 2B3 | 16 | | 33 | 0 | 2A3 |
| 2B4 🛚 | 17 | | 32 | 0 | 2A4 |
| v _{cc} [| 18 | | 31 | | V_{CC} |
| 2B5 | 19 | | 30 | | 2A5 |
| 2B6 | 20 | | 29 | | 2A6 |
| GND [| 21 | | 28 | | GND |
| 2B7 | 22 | | 27 | | 2A7 |
| 2B8 | 23 | | 26 | | 2A8 |
| 2DIR | 24 | | 25 | μ | 20E |
| | | | | | |

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to ${\sf V}_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT16245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT16245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit transceiver)


| INPUTS OE DIR | | OPERATION | | | |
|------------------|---|-----------------|--|--|--|
| | | OPERATION | | | |
| L | L | B data to A bus | | | |
| L | Н | A data to B bus | | | |
| Н | Χ | Isolation | | | |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol†



 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN54AHCT16245, SN74AHCT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS335I - MARCH 1996 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | |
|--|--------|
| Input voltage range, V _I (see Note 1) | |
| Output voltage range, V _O (see Note 1) | |
| Input clamp current, I_{IK} ($V_I < 0$) | |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±20 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | ±25 mA |
| Continuous current through each V _{CC} or GND | ±75 mA |
| Package thermal impedance, θ _{JA} (see Note 2): DGG package | 70°C/W |
| DGV package | 58°C/W |
| DL package | 63°C/W |
| Storage temperature range, T _{Sto} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

| | | SN54AHC | T16245 | SN74AHC | UNIT | |
|-----------------|------------------------------------|---------|--------|---------|------|------|
| | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | 2 | 2 | | V |
| V _{IL} | Low-level input voltage | | 8.0 | | 0.8 | V |
| VI | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| V _{IO} | Input/output voltage, A or B pins | 0 | Vcc | 0 | Vcc | V |
| ІОН | High-level output current | 3 | -8 | | -8 | mA |
| loL | Low-level output current | 20/ | 8 | | 8 | mA |
| Δt/Δν | Input transition rise or fall rate | Q | 20 | | 20 | ns/V |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SN54AHCT16245, SN74AHCT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS335I - MARCH 1996 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V | T _A = 25°C | | | SN54AHC | T16245 | SN74AHCT16245 | | UNIT |
|--------------------|---------------|---|--------------|-----------------------|-----|-------|---------|--------|---------------|------|------|
| PAI | KAWETEK | TEST CONDITIONS | VCC | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNII |
| VOH | | I _{OH} = -50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| | | I _{OH} = -8 mA | 4.5 V | 3.94 | | | 3.8 | | 3.8 | | |
| VOL | | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | V |
| | | I _{OL} = 8 mA | 4.5 V | | | 0.36 | 0.44 | | | 0.44 | V |
| Ц | OE or DIR | $V_I = V_{CC}$ or GND | 0 V to 5.5 V | | | ±0.1 | 5 | ±1* | | ±1 | μΑ |
| loz† | A or B inputs | $V_O = V_{CC}$ or GND | 5.5 V | | | ±0.25 | 7 | ±2.5 | | ±2.5 | μΑ |
| Icc | | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 4 | 200 | 40 | | 40 | μΑ |
| Δl _{CC} ‡ | : | One input at 3.4 V, Other inputs at V _{CC} or GND | 5.5 V | | | 1.35 | PRO | 1.5 | | 1.5 | mA |
| Ci | OE or DIR | V _I = V _{CC} or GND | 5 V | | 2.5 | 10 | | | | 10 | pF |
| Cio | A or B inputs | V _I = V _{CC} or GND | 5 V | | 4 | | | | | | pF |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | LOAD | T, | _Δ = 25°C | ; | SN54AHC | T16245 | SN74AHC | T16245 | UNIT |
|------------------|----------|-------------------|------------------------|-----|---------------------|-------|----------------|--------|---------|--------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| tPLH | A or B | B or A | C _I = 15 pF | | 4.5** | 8.5** | 1** | 10** | 1 | 9.5 | ns |
| t _{PHL} | AUID | D UI A | CL = 15 pr | | 4.5** | 8.5** | 1** | 10** | 1 | 9.5 | 115 |
| t _{PZH} | ŌĒ | A or B | C _I = 15 pF | | 8.9** | 13** | 1** | 14** | 1 | 14 | ns |
| tPZL | OE | AOrB | CL = 15 pr | | 8.9** | 13** | 1** | 14** | 1 | 14 | 115 |
| t _{PHZ} | | A or B | C _I = 15 pF | | 9.2** | 14** | 1** | 15** | 1 | 15 | ns |
| t _{PLZ} | ŌĒ | AOID | OL = 15 pr | | 9.2** | 14** | 1** 5 | 15** | 1 | 15 | 113 |
| t _{PLH} | A or B | B or A | C _I = 50 pF | | 7 | 9.5 | 1 | 11 | 1 | 10.5 | ns |
| t _{PHL} | AOID | BULK | CL = 30 pr | | 5.3 | 9.5 | 770 | 11 | 1 | 10.5 | 115 |
| ^t PZH | ŌĒ | A or B | C _I = 50 pF | | 8.3 | 14 | ^O 1 | 15 | 1 | 15 | ns |
| tPZL | OE A OIB | A OF B CL = 50 pr | CL = 50 pr | | 8.3 | 14 | Q 1 | 15 | 1 | 15 | 115 |
| t _{PHZ} | ŌĒ | A or B | C: - 50 pE | | 8 | 14 | 1 | 15 | 1 | 15 | ns |
| tPLZ | | AUID | C _L = 50 pF | | 8 | 14 | 1 | 15 | 1 | 15 | 115 |
| tsk(o) | | | C _L = 50 pF | | | 1*** | | | | 1 | ns |

^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

| PARAMETER | | | | SN74AHCT16245 | | | |
|--------------------|---|---|------|---------------|------|--|--|
| | PARAMETER | | | | UNIT | | |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.6 | | V | | |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.6 | | V | | |
| VOH(V) | Quiet output, minimum dynamic VOH | | 4.8 | | V | | |
| VIH(D) | High-level dynamic input voltage | 2 | | | V | | |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.8 | V | | |

NOTE 4: Characteristics are for surface-mount packages only.



 $^{^{\}dagger}$ For I/O ports, the parameter IOZ includes the input leakage current.

[‡]This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

^{***} On products compliant to MIL-PRF-38535, this parameter does not apply.

LOW- AND HIGH-LEVEL ENABLING

SCLS335I - MARCH 1996 - REVISED JANUARY 2000

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST C | ONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|-----------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 17 | pF |

PARAMETER MEASUREMENT INFORMATION O VCC Open $R_L = 1 k\Omega$ **TEST** From Output **From Output** S1 Test ○ GND **Under Test Under Test Point** Open tPLH/tPHL C_L tPLZ/tPZL VCC (see Note A) (see Note A) tPHZ/tPZH **GND** Open Drain VCC LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS Timing Input** 0 V 3 V 1.5 V Input 1.5 V **Data Input** 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES** 3 V - 3 V Output 1.5 V 1.5 V 1.5 V Input Control 0 V **◆**tPLZ ^tPLH Output - V_{OH} $\approx\!\!V_{CC}$ Waveform 1 In-Phase 50% V_CC 50% V_CC S1 at V_{CC} V_{OL} + 0.3 V V_{OL} Output v_{OL} (see Note B) tPHL -^tPLH tPZH → ^tPHZ Output v_{OH} Waveform 2 V_{OH} – 0.3 V **Out-of-Phase** 50% V_{CC} 50% V_CC S1 at GND Output VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A. C_L includes probe and jig capacitance.

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated