### 捷多邦,专业PCB打样**\$N54种**C可646世**\$**N74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178B - MARCH 1984 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W)
   Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT)
   300-mil DIPs


### description

The 'HCT646 consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental busmanagement functions that can be performed with the 'HCT646.


Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is active (low). In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

SN54HCT646 . . . JT OR W PACKAGE SN74HCT646 . . . DW OR NT PACKAGE (TOP VIEW)



# SN54HCT646 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

The SN54HCT646 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT646 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCLS178B - MARCH 1984 - REVISED MAY 1997



Pin numbers shown are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions




SCLS178B - MARCH 1984 - REVISED MAY 1997

### **FUNCTION TABLE**

		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Χ	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
X	Χ	Χ	$\uparrow$	Χ	Χ	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	1	<b>↑</b>	Х	Х	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Χ	Χ	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Χ	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

# logic symbol‡




<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, NT, and W packages.



SCLS178B - MARCH 1984 - REVISED MAY 1997

### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

# absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS178B - MARCH 1984 - REVISED MAY 1997

### recommended operating conditions

			SN	54HCT6	46	SN	74HCT6	46	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2		14	2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	0	3/4	0.8	0		0.8	V
VI	Input voltage		0	7	VCC	0		VCC	V
Vo	Output voltage		0	5	VCC	0		VCC	V
t <sub>t</sub>	Input transition (rise and fall) time		0	7	500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	DAMETER	TEST CONDITIONS		V	Т	A = 25°C	;	SN54HCT646		SN74HCT646		UNIT
PARAMETER		TEST CONDITIONS		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
V		I <sub>OH</sub> = -20 μA		4.5 V	4.4	4.499		4.4		4.4		V
Vон		$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
VOL		VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL		v  = v H oi v L	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	l ' l
Ι <sub>Ι</sub>	Control inputs	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	A or B	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5	<i>\( \frac{1}{2} \)</i>	±10		±5	μΑ
Icc		$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	372	160		80	μΑ
Δlcc†	-	One input at 0.5 Other inputs at 0		5.5 V		1.4	2.4	Oka	3		2.9	mA
Ci	Control inputs			4.5 V to 5.5 V		3	10		10		10	pF

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vcc	T <sub>A</sub> =	25°C	SN54H	CT646	SN74H	CT646	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
f	Clock frequency	4.5 V	0	31	0	22	0	27	MHz	
†clock	Glock frequency	5.5 V	0	36	0	24	0	29	IVII IZ	
	Pulse duration, CLKBA or CLKAB high or low	4.5 V	16		23	T.	19		20	
t <sub>W</sub>	Pulse duration, CERBA of CERAB High of low	5.5 V	14		21	Q	17		ns	
	Octor Core Abeter OLKARA on Bheter OLKRAA	4.5 V	20		30	*	25		no	
t <sub>su</sub>	Setup time, A before CLKAB↑ or B before CLKBA↑	5.5 V	18		27		23		ns	
<b>.</b>	Hold time, A after CLKAB↑ or B after CLKBA↑		5		æ 5		5		20	
th			5		5		5		ns	



SCLS178B - MARCH 1984 - REVISED MAY 1997

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

DADAMETER	FROM	то	\ ,	T,	<sub>Δ</sub> = 25°C	;	SN54H	CT646	SN74H	CT646		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			4.5 V	31	54		22		27		MHz	
fmax			5.5 V	36	64		24		29		IVIITZ	
	CLKBA or CLKAB	A or B	4.5 V		18	36		54		45		
	CLNBA OI CLNAB	A or B	5.5 V		16	32		49		41		
<b>.</b>	A or B	B or A	4.5 V		14	27		41		34	ne	
<sup>t</sup> pd	AUIB	B or A	5.5 V		12	24		37		31	ns	
	SBA or SAB†	A or B	4.5 V		20	38		57		48		
			5.5 V		17	34		51		43		
		A or D	4.5 V		25	49		74		61		
<sup>t</sup> en	ŌĒ	A or B	5.5 V		22	44	Ć)	67		55	ns	
4	ŌĒ	A or B	4.5 V		25	49	200	74		61	ns	
<sup>t</sup> dis	OE	AUID	5.5 V		22	44	Q.	67		55	115	
	DIR	A or B	4.5 V		25	49		74		61	ns	
<sup>t</sup> en	DIK	AUID	5.5 V		22	44		67		55	115	
<b>.</b>	DIR	A or B	4.5 V		25	49		74		61	ns	
<sup>t</sup> dis	DIK	AUID	5.5 V		22	44		67		55	118	
4.		Any	4.5 V		9	12		18		15		
t <sub>t</sub>		Any	5.5 V		7	11		16		14	ns	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	Vaa	TA	λ = 25°C	;	SN54HCT646	SN74HCT646	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNII	
<sup>†</sup> pd	CLKBA or CLKAB	A or B	4.5 V		24	53	80	66		
	CLNDA OI CLNAD	AUID	5.5 V		22	47	52	60		
	A or B	P.or A	4.5 V		22	44	67	55	20	
	AOIB	B or A	5.5 V		20	39	60	50	ns	
	004 04Dt	A or B	4.5 V		26	55	83	69		
	SBA or SAB†		5.5 V		24	49	74	62		
	ŌĒ	A or B	4.5 V		33	66	100	87		
4	OE	AUID	5.5 V		22	59	90	74	20	
<sup>t</sup> en	DIR	A or B	4.5 V		33	66	100	87	ns	
	DIK	AUID	5.5 V		22	59	90	74		
4.		Any	4.5 V		17	42	63	53	20	
t <sub>t</sub>		Any	5.5 V		14	38	57	48	ns	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.


## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	50	pF





SCLS178B - MARCH 1984 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION





PARAMETER		RL	CL	S1	S2	
	<sup>t</sup> PZH	1 <b>k</b> Ω	50 pF	Open	Closed	
ten t	tPZL	1 kΩ   or 150 pF		Closed	Open	
<b>.</b>	t <sub>PHZ</sub>		50 pF	Open	Closed	
<sup>t</sup> dis	tPLZ	<b>1 k</b> Ω	30 pi	Closed	Open	
t <sub>pd</sub> or t <sub>t</sub>		_	50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_\Gamma = 6$  ns,  $t_f = 6$  ns.
- D. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated