



SEMICONDUCTOR

October 1986 Revised February 2000

# DM74ALS646 Octal 3-STATE Bus Transceiver and Register

**Features** 

process

Switching specifications at 50 pF

ture and  $V_{\mbox{\scriptsize CC}}$  range

Switching specifications guaranteed over full tempera-

Advanced oxide-isolated, ion-implanted Schottky TTL

3-STATE buffer outputs drive bus lines directly

Multiplexed real-time and stored data

Independent registers for A and B buses

#### **General Description**

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74ALS646 are edge-triggered Dtype flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.

The enable  $\overline{G}$  and direction control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable  $\overline{G}$  pin is LOW, the direction pin selects which bus receives data. When the enable G pin is HIGH, both buses become disabled yet their input function is still enabled.


# Ordering Code

Order Number	Package Number	Package Description
DM74ALS646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

M74ALS646 Octal 3-STATE Bus Transceiver and Register

pdf.dzsc.com

## **Connection Diagram**




### **Function Table**

Inputs						Data I/O (Note 1)		Operation or Function			
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	operation of 1 unction			
Х	Х	↑	Х	Х	Х	Input	Not Specified	Store A, B Unspecified			
Х	Х	Х	Ŷ	Х	Х	Not Specified	Input	Store B, A Unspecified			
Н	Х	↑		Х	Х	Input	Input	Store A and B Data			
Н	Х	H/L	H/L	Х	Х	Input	Input	Isolation, Hold Storage			
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to a Bus			
L	L	Х	H/L	Х	Н	Output	Input	Stored B Data to a Bus			
L	н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus			
L	Н	H/L	Х	Н	Х	Input	Output	Stored A Data to B Bus			

H = HIGH Logic Level L = LOW Logic Level X = Don't Care (Either LOW or HIGH Logic Levels including transitions) H/L = Either LOW or HIGH Logic Level excluding transitions  $\hat{T}$  = Positive going edge of pulse

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

#### Logic Diagram



### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free-Air Temperature Range	0°C to +70°C
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ <sub>JA</sub>	
N Package	44.5°C/W
M Package	80.5°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**


Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage				V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
ОН	HIGH Level Output Current			-15	mA
OL	LOW Level Output Current			24	mA
CLK	Clock Frequency			40	MHz
W	Pulse Duration, Clocks LOW or HIGH				ns
SU	Data Setup Time, A before CAB or B before CBA (Note 3)	10↑			ns
ĥ	Data Hold Time, A after CAB or B after CBA (Note 3)	0↑			ns
Γ <sub>A</sub>	Free Air Operating Temperature			70	°C


#### **Electrical Characteristics**

Symbol	Parameter	т	Min	Тур	Max -1.2	Units V		
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$						
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = 4.5V to 5.5V	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> – 2				
	Output Voltage	$V_{CC} = Min$	I <sub>OH</sub> = -3 mA	2.4	3.2		V	
			I <sub>OH</sub> = Max	2				
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min	I <sub>OL</sub> = 12 mA		0.25	0.4		
	Output Voltage		I <sub>OL</sub> = 24 mA		0.35	0.5	V	
			I <sub>OL</sub> = 48 mA		0.35	0.5		
l <sub>l</sub>	Input Current at Maximum	V <sub>CC</sub> = Max	I/O Ports, $V_I = 5.5V$			100		
	Input Voltage		Control Inputs, V <sub>I</sub> = 7V			100	μA	
IIH	HIGH Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V (Note 4)				20	μΑ	
IIL	LOW Level	V <sub>CC</sub> = Max,	Control Inputs			-200		
	Input Current	$V_{I} = 0.4V$ , (Note 4)	I/O Ports			-200	μA	
lo	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max	Outputs HIGH		47	76		
			Outputs LOW		55	88	mA	
			Outputs Disabled		55	88		

Note 4: For I/O ports the 3-STATE output currents (I<sub>OZH</sub> and I<sub>OZL</sub>) are included in the I<sub>IH</sub> and I<sub>IL</sub> parameters.

t <sub>PHL</sub>	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time	$V_{CC} = 4.5V \text{ to } 5.5V,$	To (Output) CBA or CAB			
t <sub>PHL</sub>		0 50 5		10	00	
t <sub>PLH</sub>	Propagation Delay Time	C <sub>L</sub> = 50 pF,	to A or B	10	30	ns
t <sub>PLH</sub>		$R_1 = R_2 = 500\Omega,$	CBA or CAB	5	17	ns
	HIGH-to-LOW Level Output	$T_A = Min$ to Max	to A or B	5	17	115
	Propagation Delay Time		A or B to	5	20	ns
t	LOW-to-HIGH Level Output		B or A	5	20	115
t <sub>PHL</sub>	Propagation Delay Time		A or B to	3	12	ns
	HIGH-to-LOW Level Output		B or A	5	12	113
t <sub>PLH</sub>	Propagation Delay Time		SBA or SAB			
	LOW-to-HIGH Level Output		to A or B	12	35	ns
	(with A or B LOW) (Note 5)					
t <sub>PHL</sub>	Propagation Delay Time		SBA or SAB			
	HIGH-to-LOW Level Output		to A or B	5	20	ns
	(with A or B LOW) (Note 5)					
t <sub>PLH</sub>	Propagation Delay Time		SBA or SAB			
	LOW-to-HIGH Level Output		to A or B	6	25	ns
	(with A or B HIGH) (Note 5)					
t <sub>PHL</sub>	Propagation Delay Time		SBA or SAB			
	HIGH-to-LOW Level Output		to A or B	5	20	ns
	(with A or B HIGH) (Note 5)					
t <sub>PZH</sub>	Output Enable Time		G to	3	17	ns
	to HIGH Level Output		A or B	3	17	115
t <sub>PZL</sub>	Output Enable Time		G to	_		
	to LOW Level Output		A or B	5	20	ns
t <sub>PHZ</sub>	Output Disable Time	_	G to			<u> </u>
	from HIGH Level Output		A or B	1	10	ns
	Output Disable Time	-	G to			
1 62	from LOW Level Output		A or B	2	16	ns
	Output Enable Time	_	DIR to		1	+
1211	to HIGH Level Output		A or B	6	30	ns
	Output Enable Time	_	DIR to			
120	to LOW Level Output		A or B	5	25	ns
	Output Disable Time	_	DIR to	-		+
1112	from HIGH Level Output		A or B	1	10	ns
	Output Disable Time	_	DIR to	-		+
1 62	from LOW Level Output		A or B	2	16	ns





www.fairchildsemi.com