

October 1986

Revised March 2000

FAIRCHILD

SEMICONDUCTOR

DM74AS646 • DM74AS648 Octal Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. It is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74AS646, DM74AS648 are edgetriggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable \overline{G} and direction control pins provide four modes of operation; real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal store data transfer to bus A or B.

When the enable \overline{G} pin is LOW, the direction pin selects which bus receives data. When the enable \overline{G} pin is HIGH, both buses become disabled yet their input function is still enabled.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS TTL counterpart
- 3-STATE buffer-type outputs drive bus lines directly


DM74AS646 • DM74AS648 Octal Bus Transceiver and Registe




Order Number	Package Number	Package Description
DM74AS646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
DM74AS648WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS648NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Devices also available	in Tane and Reel Specify	by appending the suffix letter "X" to the ordering code

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering of







DM74AS646 • DM74AS648

Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical θ _{JA}	
N Package	41.1°C/W
M Package	81.5°C/W

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current				-15	mA
I _{OL}	LOW Level Output Current				48	mA
f _{CLK}	Clock Frequency		0		90	MHz
t _W	Width of Clock Pulse	HIGH	5			ns
		LOW	6			ns
t _{SU}	Data Setup Time (Note 4)		6↑			ns
t _H	Data Hold Time (Note 4)		0↑			ns
T _A	Free Air Operating Temperatu	ire	0		70	°C

Note 4: The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

Symbol	Parameter		Conditions			Тур	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I =	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V, V_{IL} = Max$		I _{OH} = Max	2			
	Output Voltage	$V_{IH} = Min$		$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
		$V_{CC} = 4.5V$ to	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2$ mA					
V _{OL}	LOW Level	$V_{CC} = 4.5 V, V_{I}$	$V_{CC} = 4.5V, V_{IL} = Min$			0.35	0.5	V
	Output Voltage	$V_{IH} = 2V$, $I_{OL} = Max$				0.55		v
Input Current @ Max Input Voltage	Input Current @ Max	$V_{CC} = 5.5V$	$V_{I} = 7V$	Control Inputs			0.1	mA
	Input Voltage		$V_I = 5.5V$	A or B Ports			0.1	
I _{IH} HIGH Leve	HIGH Level Input Current	$V_{CC} = 5.5 V, V_{I}$	$V_{CC} = 5.5V, V_{IH} = 2.7V$ Control Inputs				20	μA
		(Note 5)		A or B Ports			70	μА
IIL	LOW Level Input Current	$V_{CC} = 5.5 V, V_{I}$	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
		(Note 5)		A or B Ports			-0.75	
I _O	Output Drive Current	V _{CC} = 5.5V, V _C	$V_{CC} = 5.5V, V_{O} = 2.25V$				-112	mA
I _{CC} Supply Current	Supply Current	$V_{CC} = 5.5V$		Outputs HIGH		120	195	
			DM74AS646	Outputs LOW		130	211	
				Outputs Disabled		130	211	mA
				Outputs HIGH		110	185	IIIA
			DM74AS648	Outputs LOW		120	195	1
			Outputs Disabled		120	195	1	

f _{MAX}	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
	Maximum Clock	$V_{CC} = 4.5V$ to 5.5V,			90		MHz
	Frequency	$R_1 = R_2 = 500\Omega$			30		IVII IZ
t _{PLH}	Propagation Delay Time	$C_L = 50 \text{ pF}$			2	8.5	ns
	LOW-to-HIGH Level Output		CBA or CAB	A or B	2	0.5	115
t _{PHL}	Propagation Delay Time		OBA OF OAD		2	9	ns
	HIGH-to-LOW Level Output				2	3	113
t _{PLH}	Propagation Delay Time	-			2	9	ns
	LOW-to-HIGH Level Output		A or B	B or A			
t _{PHL}	Propagation Delay Time			DUIA	1	7	ns
	HIGH-to-LOW Level Output					'	115
t _{PLH}	Propagation Delay Time				2	11	ns
	LOW-to-HIGH Level Output		SBA or SAB	A or B			115
t _{PHL}	Propagation Delay Time				2	9	ns
	HIGH-to-LOW Level Output		(Note 6)		2	9	115
t _{PZH}	Output Enable Time			A or B	2	9	ns
	to HIGH Level Output	-	Enable G		2	5	115
t _{PZL}	Output Enable Time				3	14	ns
	to LOW Level Output				5	14	115
t _{PHZ}	Output Disable Time		Lilable G	AOID	2	9	ns
	from HIGH Level Output				2	3	115
t _{PLZ}	Output Disable Time				2	9	ns
	from LOW Level Output				2	3	115
t _{PZH}	Output Enable Time				3	16	ns
	to HIGH Level Output				5	10	113
t _{PZL}	Output Enable Time				3	18	ns
	to LOW Level Output		DIR	A or B	9	10	110
t _{PHZ}	Output Disable Time		Dire	NOT D	2	10	ns
	from HIGH Level Output				-	10	110
t _{PLZ}	Output Disable Time				2	10	ns
	from LOW Level Output				-	10	110

DM74AS646 • DM74AS648

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Unit
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V,			90		MH
^t PLH	Propagation Delay Time	$R_1 = R_2 = 500\Omega$			2	8.5	ns
	LOW-to-HIGH Level Output	$C_L = 50 \text{ pF}$	CAB or CBA	A or B	-	0.0	110
PHL	Propagation Delay Time				2	9	ns
	HIGH-to-LOW Level Output					-	
t _{PLH}	Propagation Delay Time				2	8	ns
	LOW-to-HIGH Level Output		A or B	B or A		-	
^t PHL	Propagation Delay Time				1	7	ns
	HIGH-to-LOW Level Output						
^t PLH	Propagation Delay Time				2	11	ns
	LOW-to-HIGH Level Output		SBA or SAB	A or B			
t _{PHL} t _{PZH}	Propagation Delay Time				2	9	ns
	HIGH-to-LOW Level Output	_	(Note 7)				
	Output Enable Time				2	9	ns
	to HIGH Level Output	4				ļ	
^t PZL	Output Enable Time				3	15	ns
	to LOW Level Output		Enable G	A or B			
PHZ	Output Disable Time				2	9	ns
	from HIGH Level Output						
^t PLZ	Output Disable Time				2	9	ns
	from LOW Level Output	_					
^t PZH	Output Enable Time				3	16	ns
	to HIGH Level Output	_					
t _{PZL}	Output Enable Time				3	18	ns
	to LOW Level Output	_	DIR	A or B			
t _{PHZ}	Output Disable Time from HIGH Level Output				2	10	ns
h	Output Disable Time	_					
t _{PLZ}	from LOW Level Output				2	10	ns

