查询SN54HC148供应商

捷多邦,专业PCB打样工厂SN54时@1月865N74HC148 8-LINE TO 3-LINE PRIORITY ENCODERS

SCLS109D - MARCH 1984 - REVISED MAY 1997


- Encode Eight Data Lines to 3-Line Binary (Octal)
- Applications Include:
 - n-Bit Encoding
 - Code Converters and Generators
- **Package Options Include Plastic** Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) WWW.DZSC.COM 300-mil DIPs


description

The 'HC148 feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. These devices encode eight data lines to 3-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. Data inputs and outputs are active at the low logic level.

The SN54HC148 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC148 is characterized for operation from -40°C to 85°C.

SN54HC148 SN74HC148 (PACKAGE
4 [5 [6 [7 [A2 [A1 [GND]	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V _{CC} EO GS 3 2 1 0





W.DZSC.CO NC - No internal connection

	INPUTS							7.1	2.15	C	OUTPUT	S	
EI	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
Н	Х	Х	Х	Х	Х	Х	Х	Х	Н	Н	Н	н	Н
L	Н	Н	н	CH.C	Н	Н	Н	Н	н	Н	Н	н	L
L	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	Н
L	Х	Х	Х	Х	Х	Х	L	Н	L	L	Н	L	Н
L	Х	Х	Х	Х	Х	L	Н	Н	L	Н	L	L	Н
L	Х	Х	Х	Х	L	Н	Н	Н	L	Н	Н	L	н
L	х	Х	Х	L	Н	Н	Н	н	н	L	2.2	OLS	н
L	Х	Х	L	Н	Н	н	Н	Н	н	LN	Н	L	Н
L	Х	L	Н	Н	Н	н	н	н	н	н	L	L	Н
L	L	Н	Н	Н	н	н	н	н	н	Н	Н	L	Н
L	X L	Н	Н		н								L

FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS109D - MARCH 1984 - REVISED MAY 1997


logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.



SCLS109D - MARCH 1984 - REVISED MAY 1997



logic diagram (positive logic)

Pin numbers shown are for the D, J, N, and W packages.



SCLS109D - MARCH 1984 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	113°C/W
N package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN	SN54HC148 SN74H			174HC14	8	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	VIH High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	$V_{CC} = 2 V$	0		0.5	0		0.5	
VIL		V _{CC} = 4.5 V	0		1.35	0		1.35	V
		$V_{CC} = 6 V$	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		$V_{CC} = 2 V$	0		1000	0		1000	
tt	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
ТА	Operating free-air temperature		-55		125	-40		85	°C



SCLS109D - MARCH 1984 - REVISED MAY 1997

PARAMETER	TEST CONDITIONS		Vee	T _A = 25°C			SN54HC148		SN74HC148		UNIT
PARAMETER	TEST CC	DNDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
VOH	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
-		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
Ц	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μA
Ci			2 V to 6 V		3	10		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то		Τį	λ = 25°C	;	SN54H	C148	SN74H	C148	LINUT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		69	180		270		225	
	1–7	A0, A1, or A2	4.5 V		23	36		54		45	
			6 V		21	31		46		38	
			2 V		60	150		225		190	
		EO	4.5 V		20	30		45		38	
	0–7		6 V		17	26		38		33	
	0-7		2 V		75	190		285		240	
		GS	4.5 V		25	38	38 57		48		
÷ .			6 V		21	32		48		41	ns
^t pd		A0, A1, or A2	2 V		78	195		295		245	115
			4.5 V		26	39		59		49	
			6 V		22	33		50		42	
		GS	2 V		57	145		220		180	
	EI		4.5 V		19	29		44		36	
			6 V		16	25		38		31	
		EO	2 V		66	165		250		205	
			4.5 V		22	33		50		41	
			6 V		19	28		43		35	
			2 V		28	75		110		95	
tt		Any	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	



SCLS109D - MARCH 1984 - REVISED MAY 1997

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	35	pF




- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 6 ns, t_f = 6 ns.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. tpLH and tpHL are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCLS109D - MARCH 1984 - REVISED MAY 1997



APPLICATION INFORMATION

Figure 2. Priority Encoder for 16 Bits

Since the 'HC148 is a combinational logic circuit, wrong addresses can appear during input transients. Moreover, a change from high to low at EI can cause a transient low on GS when all inputs are high. This must be considered when strobing the outputs.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated