

### PRELIMINARY

CY7C1049

## 512K x 8 Static RAM

### **Features**

- · High speed
  - $-t_{AA} = 15 \text{ ns}$
- Low active power
  - -1210 mW (max.)
- Low CMOS standby power (Commercial L version)
   2.75 mW (max.)
- 2.0V Data Retention (400 μW at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

### **Functional Description**


The CY7C1049 is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion

is provided by an active LOW chip enable  $(\overline{CE})$ , an active LOW output enable  $(\overline{OE})$ , and three-state drivers. Writing to the device is accomplished by taking chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins  $(A_0$  through  $A_{18})$ .

Reading from the device is accomplished by taking chip enable  $(\overline{\text{CE}})$  and output enable  $(\overline{\text{OE}})$  LOW while forcing write enable  $(\overline{\text{WE}})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

The CY7C1049 is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.



### **Selection Guide**

f.dzsc.com

AND STREET	M. As .	7C1049-12	7C1049-15	7C1049-17	7C1049-20	7C1049-25
Maximum Access Time (ns)		12	15	17	20	25
Maximum Operating Current (mA)		240	220	195	185	180
Maximum CMOS Standby Current (mA)	Com'l	8	8	8	8	8
	Com'l L	0.5	0.5	0.5	0.5	0.5
	Ind'l	9	9	9	9	9
	Military				10	10
Shaded areas contain advance information	n.					



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}$ .... -0.5V to +7.0VDC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to  $^{V}$  CC + 0.5V DC Input Voltage<sup>[1]</sup> ......-0.5V to V<sub>CC</sub> + 0.5V Current into Outputs (LOW)......20 mA

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>
Commercial	0°C to +70°C	4.5V-5.5V
Industrial	-40°C to +85°C	
Military	−55°C to +125°C	

### **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditi	ions	7C10	)49-12	7C10	049-15	7C10	049-17	
				Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4$	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA			2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	) mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage[1]		-0.3	0.8	-0.3	0.8	-0.3	0.3	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	-1	+1	μА	
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} GND &\leq V_{OUT} \leq V_{CC}, \\ Output Disabled \end{aligned}$		-1	+1	-1	+1	-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$			240		220		195	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs		$V_{IN} \ge V_{IH}$ or		40		40		40	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l		8		8		8	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ ,	Com'l L		0.5		0.5		0.5	mA
	<sub>F</sub>	or $V_{IN} \le 0.3V$ , f=0	Ind'l		9		9		9	mA
			Military		10		10		10	mA

Shaded areas contain advance information.

<sup>1.</sup>  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 2.  $T_A$  is the "instant on" case temperature.



## Electrical Characteristics Over the Operating Range (continued)


		Test Conditions		7C1	049-20	7C1		
Parameter	Description			Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	) mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage[1]		-0.3	0.8	-0.3	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} &\text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ &\text{Output Disabled} \end{aligned}$	-1	+1	-1	+1	μА	
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$				180	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}} \\ &V_{\text{IN}} \geq V_{\text{IH}} \text{ or} \\ &V_{\text{IN}} \leq V_{\text{IL}},  f = f_{\text{MAX}} \end{aligned}$	$V_{IN} \ge V_{IH}$ or		40		40	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l		8		8	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ ,	Com'l L		0.5		0.5	mA
	O.WOO IIIputo	or $V_{IN} \le 0.3V$ , f=0	Ind'I		9		9	mA
			Military		10		10	mA

### Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	$V_{CC} = 5.0V$	8	pF

### Note:

### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O 1.73\

Document #: 38-05063 Rev \*\*

<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C10	49-12	7C1049-15		7C1049-17		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE	<b>,</b>	•		•		•	
t <sub>RC</sub>	Read Cycle Time			15		17		ns
t <sub>AA</sub>	Address to Data Valid		12		15		17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		17	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		6		7		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		6		7		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		17	ns
WRITE CYC	CLE <sup>[7,8]</sup>							
t <sub>WC</sub>	Write Cycle Time	12		15		17		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		12		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		12		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		12		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6		7		8	ns

Shaded areas contain advance information.

### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}I_{OH}$  and 30-pF load capacitance.
- the properties of the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of the xem of xem of



## Switching Characteristics<sup>[4]</sup> Over the Operating Range (continued)

		7C10	149-20	7C10	49-25	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLI	E			•		1
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		8		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		20		25	ns
WRITE CYCL	$\mathbf{E}^{[7]}$	•				
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		8		10	ns

## Data Retention Characteristics Over the Operating Range


Parameter	Description			Conditions <sup>[10]</sup>	Min.	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention				2.0		V
I <sub>CCDR</sub>	Data Retention Current	Com'l I		$\underline{V_{CC}} = V_{DR} = 3.0V,$		200	μΑ
		Ind'I		$CE \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		1	mA
		Military				2	mA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time				0		ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time				t <sub>RC</sub>		ns

Document #: 38-05063 Rev. \*\*

<sup>9.</sup>  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 ns and slower speeds. 10. No input may exceed  $V_{CC}$  + 0.5V.




### **Data Retention Waveform**




## **Switching Waveforms**

## Read Cycle No. 1<sup>[11, 12]</sup>



## Read Cycle No. 2 (OE Controlled)[12, 13]




### Notes:

- Device is continuously selected. OE, CE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.




## Switching Waveforms (continued)

## Write Cycle No. 1 (CE Controlled)[14, 15]



## Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]




### Notes:

14. Data I/O is high impedance if OE = V<sub>IH</sub>.
 15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 16. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[15]



## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C1049-15VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049L-15VC	V36	36-Lead (400-Mil) Molded SOJ	
17	CY7C1049-17VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049L-17VC	V36	36-Lead (400-Mil) Molded SOJ	
20	CY7C1049-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049L-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049-20VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049L-20VI	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049-20VM	V36	36-Lead (400-Mil) Molded SOJ	Military
	CY7C1049L-20VM	V36	36-Lead (400-Mil) Molded SOJ	
25	CY7C1049-25VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049L-25VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049-25VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049L-25VI	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049-25VM	V36	36-Lead (400-Mil) Molded SOJ	Military
	CY7C1049L-25VM	V36	36-Lead (400-Mil) Molded SOJ	

Shaded areas contain advance information.



## Package Diagram

### 36-Lead (400-Mil) Molded SOJ V36





CY7C1049

Document Title: CY7C1049 512K x 8 Static RAM Document Number: 38-05063								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	107256	09/10/01	SZV	Change from Spec number: 38-00563 to 38-05063				