



Integrated Device Technology, Inc.

## FAST CMOS BUFFER/CLOCK DRIVER

**IDT49FCT805BT/CT**  
**IDT49FCT806BT/CT**

### FEATURES:



- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 500ps (max.)
- Very low duty cycle distortion < 600ps (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- TTL level output voltage swings
- High drive: -32mA IOH, 48mA IOL
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- 'Heartbeat' monitor output
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- Available in DIP, SOIC, SSOP, QSOP, Cerpak and LCC packages

- Military product compliant to MIL-STD-883, Class B

### DESCRIPTION:

The IDT49FCT805BT/CT and IDT49FCT806BT/CT are clock drivers built using advanced dual metal CMOS technology. The IDT49FCT805BT/CT is a non-inverting clock driver and the IDT49FCT806BT/CT is an inverting clock driver. Each device consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. The 805BT/CT and 806BT/CT have extremely low output skew, pulse skew, and package skew. The devices has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The 805BT/CT and 806BT/CT offer low capacitance inputs with hysteresis.

### FUNCTIONAL BLOCK DIAGRAMS


**IDT49FCT805T****IDT49FCT806T**

2920 drw 01

2920 drw 02


## PIN CONFIGURATIONS

### IDT49FCT805T



DIP/SOIC/SSOP/QSOP/CERPACK  
TOP VIEW


2920 drw 03



LCC  
TOP VIEW


2920 drw 04

### IDT49FCT806T



DIP/SOIC/SSOP/QSOP/CERPACK  
TOP VIEW

2920 drw 05



LCC  
TOP VIEW

2920 drw 06

## PIN DESCRIPTION

Pin Names	Description
$\overline{OE}_A$ , $\overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
$OA_n$ , $OB_n$	Clock Outputs (FCT805T)
$\overline{OA}_n$ , $\overline{OB}_n$	Clock Outputs (FCT806T)
MON	Monitor Output (FCT805T)
MON	Monitor Output (FCT806T)

2920 tbl 01

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Outputs					
		49FCT805T		49FCT806T			
$\overline{OE}_A$	$\overline{OE}_B$	INA	INB	$OA_n$ , $OB_n$	MON	$\overline{OA}_n$ , $\overline{OB}_n$	MON
L	L	L	L	L	L	H	H
L	H	H	H	H	H	L	L
H	L	Z	Z	L	Z	H	H
H	H	Z	Z	H	Z	Z	L

NOTE:

1. H = HIGH, L = LOW, Z = High Impedance

2920 tbl 02

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	-0.5 to Vcc +0.5	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

### NOTES:

- 2920 Ink 03
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
  - Input and Vcc terminals.
  - Output and I/O terminals.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 5%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current <sup>(5)</sup>	Vcc = Max.	VI = 2.7V	—	—	±1	µA
IIL	Input LOW Current <sup>(5)</sup>	Vcc = Max.	VI = 0.5V	—	—	±1	µA
IOZH	High Impedance Output Current	Vcc = Max.	VO = 2.7V	—	—	±1	µA
IOZL	(3-State Output pins) <sup>(5)</sup>		VO = 0.5V	—	—	±1	µA
II	Input HIGH Current <sup>(5)</sup>	Vcc = Max., VI = Vcc (Max.)		—	—	±1	µA
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , VO = GND		-60	-120	-225	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.3	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 32mA MIL. IOL = 48mA COM'L.	—	0.3	0.55	V
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	VCC = 0V, VIN or VO ≤ 4.5V		—	—	±1	µA
VH	Input Hysteresis for all inputs	—		—	150	—	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC		—	5	500	µA

### NOTES:

- 2920 Ink 05
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at Vcc = 5.0V, +25°C ambient.
  - Not more than one output should be tested at one time. Duration of the test should not exceed one second.
  - Duration of the condition can not exceed one second.
  - The test limit for this parameter is ± 5µA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = GND$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	60	100	$\mu A/MHz/\text{bit}$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_o = 25MHz$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = V_{CC}$ Mon. Output Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	1.5	3.0	mA
		$V_{IN} = 3.4V$ $V_{IN} = GND$	—	1.8	4.0		
		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	33	55.5 <sup>(5)</sup>		
		$V_{IN} = 3.4V$ $V_{IN} = GND$	—	33.5	57.5 <sup>(5)</sup>		

### NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient.
- Per TTL driven input; ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_N N_T + I_{CCD} (f_O N_O)$

$I_{CC} = \text{Quiescent Current (}I_{CCL}, I_{CH} \text{ and } I_{CZ}\text{)}$

$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (}V_{IN} = 3.4V\text{)}$

$D_H = \text{Duty Cycle for TTL Inputs High}$

$N_T = \text{Number of TTL Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (}HLH \text{ or } LHL\text{)}$

$f_O = \text{Output Frequency}$

$N_O = \text{Number of Outputs at } f_O$

All currents are in millamps and all frequencies are in megahertz.

2920 tbl 06

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(3,4)</sup>**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT49FCT805BT/806BT				IDT49FCT805CT/806CT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay INA to OAn, INB to OBn	CL = 50pF RL = 500Ω	1.5	5.0	1.5	5.7	1.5	4.5	1.5	5.2	ns	
tPHL			—	1.5	—	2.0	—	1.5	—	2.0	ns	
tR	Output Rise Time		—	1.5	—	1.5	—	1.5	—	1.5	ns	
tF	Output Fall Time		—	0.7	—	0.9	—	0.5	—	0.7	ns	
tsk(o)	Output skew: skew between outputs of all banks of same package (inputs tied together)		—	0.7	—	0.9	—	0.6	—	0.8	ns	
tsk(p)	Pulse skew: skew between opposite transitions of same output ( tPHL-tPLH )		—	1.2	—	1.5	—	1.0	—	1.2	ns	
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		1.5	6.0	1.5	6.5	1.5	5.0	1.5	6.0	ns	
tPZL	Output Enable Time OE <sub>A</sub> to OAn, OE <sub>B</sub> to OBn		1.5	6.0	1.5	6.5	1.5	5.0	1.5	6.0	ns	
tPZH			1.5	6.0	1.5	6.5	1.5	5.0	1.5	6.0	ns	
tPLZ	Output Disable Time OE <sub>A</sub> to OAn, OE <sub>B</sub> to OBn											
tPHZ												


**NOTES:**

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. tPLH, tPHL, tsk(t) are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.


2920 tbl 07

## TEST CIRCUITS AND WAVEFORMS


### TEST CIRCUIT FOR ALL OUTPUTS




### PACKAGE DELAY



### PULSE SKEW - tSK(p)



### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses:  $f \leq 1.0\text{MHz}$ ;  $t_F \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$

### ENABLE AND DISABLE TIME SWITCH POSITION

Test	Switch
Disable LOW Enable LOW	Closed
Disable HIGH Enable HIGH	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


2920 Ink 08

### OUTPUT SKEW- tSK(o)



$$tSK(o) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$


### PACKAGE SKEW - tSK(t)



$$tSK(t) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

Package 1 and Package 2 are same device type and speed grade

## ORDERING INFORMATION



2920 drw 13