## 捷多邦,专业**SN54ABT162244**加**SN74**ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS238E - JUNE 1992 - REVISED JUNE 2004

- Members of the Texas Instruments
   Widebus ™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Distributed V<sub>CC</sub> and GND Pins Minimize
   High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD-17

### description/ordering information

The 'ABT162244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low output-enable (OE) inputs.

SN54ABT162244...WD PACKAGE SN74ABT162244...DGG, DGV, OR DL PACKAGE (TOP VIEW)

1		$\overline{}$	
10E	1	48	20E
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3 🛚	5	44	] 1A3
1Y4 🛚	6	43	] 1A4
v <sub>cc</sub> [	7	42	] v <sub>cc</sub>
2Y1	8	41	2A1
2Y2	9	40	2A2
GND [	10	39	GND
2Y3 🛚	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3 🛚	16	33	3A3
3Y4 🛚	17	32	3A4
v <sub>cc</sub> [	18	31	] v <sub>cc</sub>
4Y1	19	30	4A1
4Y2 🛚	20	29	4A2
GND [	21	28	GND
4Y3 🛚	22	27	4A3
4Y4 🛚	23	26	4A4
40E	24	25	30E

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		PACKAGET ORDERABLE PART NUMBER	
	0000 01	Tube	SN74ABT162244DL	ADT400044
	SSOP – DL	Tape and reel	SN74ABT162244DLR	ABT162244
−40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ABT162244DGGR	ABT162244
	TVSOP - DGV	Tape and reel	SN74ABT162244DGVR	AH2244
-55°C to 125°C	CFP - WD	Tube	SNJ54ABT162244WD	SNJ54ABT162244WD

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCBS238E - JUNE 1992 - REVISED JUNE 2004


## description/ordering information (continued)


These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


FUNCTION TABLE (each 4-bit buffer)


INP	UTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

### logic diagram (positive logic)











## SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS238E - JUNE 1992 - REVISED JUNE 2004

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

O 1 1/2		0 = 1/4 = 1/4
Supply voltage range, V <sub>CC</sub>		0.5 V to / V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO		30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

			SN54ABT	162244	SN74ABT	162244	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	Vcc	0	VCC	V	
loh	High-level output current			-3		-12	mA
l <sub>OL</sub>	Low-level output current			8		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTES: 3. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS238E - JUNE 1992 - REVISED JUNE 2004

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT162244		SN74ABT162244		LINUT	
		TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35			3.35		3.35		- v	
Vou		$V_{CC} = 5 V$ ,	$I_{OH} = -1 \text{ mA}$	3.85			3.85		3.85			
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3.1		3.1		V	
		vCC = 4.5 v	$I_{OH} = -12 \text{ mA}$	2.6*					2.6			
VOL		V <sub>CC</sub> = 4.5 V	IOL = 8 mA		0.4			0.8		0.65	V	
VOL		vCC = 4.5 v	I <sub>OL</sub> = 12 mA			0.8*				8.0	V	
V <sub>hys</sub>					100						mV	
lį		$V_{CC} = 0$ to 5.5 V, $V_I$	= V <sub>CC</sub> or GND			±1		±1		±1	μΑ	
lozpu		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, <del>OE</del> = X				±50		±50		±50	μΑ	
IOZPD		$V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$				±50		±50		±50	μΑ	
lozh		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		10		10	μΑ	
l <sub>OZL</sub>		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$				-10		-10		-10	μА	
l <sub>off</sub>		$V_{CC} = 0$ , $V_I$ or $V_O \le$	4.5 V			±100				±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
IO		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2		
l <sub>CC</sub> ‡		$I_{O} = 0$ ,	Outputs low			30		30		30	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
	Doto inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			50		50		50		
Δl <sub>CC</sub> §	Data inputs	Other inputs at VCC or GND	Outputs disabled			50		50		50	μΑ	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				50		50		50		
Ci		V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
Co		V <sub>O</sub> = 2.5 V or 0.5 V			8						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second. § This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

# SN54ABT162244, SN74ABT162244 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS238E - JUNE 1992 - REVISED JUNE 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	Δ.	V	1	2.5	3.6	1	4.1	
t <sub>PHL</sub>	A	Y	1	3.1	4.7	1	5.3	ns
<sup>t</sup> PZH	ŌĒ	V	1	3.2	4.8	1	5.6	
<sup>t</sup> PZL	OE .	Y	1	3.2	4.7	1	5.5	ns
<sup>t</sup> PHZ	ŌĒ	V	1	3.2	5.3	1	6.3	nc
tPLZ	OE .	ſ	1	3.1	4.6	1	4.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH		V	1	2.5	3.2	1	3.9	
<sup>t</sup> PHL	A	Y	1	3.1	4	1	4.8	ns
<sup>t</sup> PZH	ŌĒ	V	1	3.2	4.2	1	5.4	
tPZL	OE	Y	1	3.2	4.1	1	5.1	ns
<sup>t</sup> PHZ	ŌE	V	1	3.2	4	1	4.6	20
t <sub>PLZ</sub>	) OE	ŌĒ Y	1	3.1	3.9	1	4.5	ns

SCBS238E - JUNE 1992 - REVISED JUNE 2004

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGE OPTION ADDENDUM

28-Feb-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9458701QXA	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC
SN74ABT162244DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74ABT162244DGVR	ACTIVE	TVSOP	DGV	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74ABT162244DL	ACTIVE	SSOP	DL	48	25	None	CU NIPDAU	Level-1-235C-UNLIM
SN74ABT162244DLR	ACTIVE	SSOP	DL	48	1000	None	CU NIPDAU	Level-1-235C-UNLIM
SNJ54ABT162244WD	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,

including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### WD (R-GDFP-F\*\*)

#### **CERAMIC DUAL FLATPACK**

#### **48 LEADS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



#### DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118



## DGG (R-PDSO-G\*\*)

#### ....

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265