Silicon N-Channel/P-Channel Power MOS FET Array

# HITACHI

#### **Application**

High speed power switching Marie Bank

#### **Features**


Low on-resistance

N-channel:  $R_{DS(on)}$  0.17 ,  $V_{GS} = 10 \text{ V}$ ,  $I_D = 2.5 \text{ A}$ P-channel:  $R_{DS(on)}$  0.2 ,  $V_{GS} = -10 \text{ V}$ ,  $I_D = -2.5 \text{ A}$ 

- Capable of 4 V gate drive
- Low drive current
- High speed switching
- High density mounting
  Suitable for Y Suitable for H-bridged motor driver



### Outline



Absolute Maximum Ratings ( $Ta = 25^{\circ}C$ ) (1 Unit)

		Rating			
Item	Symbol	Nch Pch		Unit	
Drain to source voltage	V <sub>DSS</sub>	60	-60	V	
Gate to source voltage	$V_{GSS}$	±20	±20	V	
Drain current	I <sub>D</sub>	5	<b>–</b> 5	А	
Drain peak current	I <sub>D(pulse)</sub> *1	20	-20	А	
Body to drain diode reverse drain current	$I_{DR}$	5	<b>-</b> 5	A	
Channel dissipation	Pch (Tc = $25^{\circ}$ C)* <sup>2</sup>	28		W	
Channel dissipation	Pch* <sup>2</sup>	4		W	
Channel temperature	Tch	150		°C	
Storage temperature	Tstg	–55 to		°C	

Notes: 1. PW 10 µs, duty cycle 1%

2. 4 Devices operation



### **Electrical Characteristics** (Ta = 25°C) (1 Unit)


		N cha	nnel		P channel				
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Drain to source breakdown voltage	V <sub>(BR)DS</sub> S	60	_	_	-60	_	_	V	$I_D = 10 \text{ mA}, V_{GS} = 0$
Gate to source breakdown voltage	V <sub>(BR)</sub> GS S	±20	<u>—</u>	<u>—</u>	±20	<u>—</u>	<u>—</u>	V	I <sub>G</sub> = ±100 μA, V <sub>DS</sub> = 0
Gate to source leak current	l <sub>GSS</sub>	_	_	±10	_	_	±10	μΑ	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$
Zero gate voltage drain current	I <sub>DSS</sub>	<del></del>	<del></del>	250	—	—	-250	μΑ	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0
Gate to source cutoff voltage	VGS(off)	1.0	_	2.0	-1.0	_	-2.0	V	I <sub>D</sub> = 1 mA, V <sub>DS</sub> = 10 V
Static drain to source on state resistance	R <sub>DS(on)</sub>	<u>—</u>	0.13	0.17	—	0.15	0.2		$I_D = 2.5 \text{ A},$ $V_{GS} = 10 \text{ V}^{*1}$
			0.18	0.24	<u>—</u>	0.20	0.27		I <sub>D</sub> = 2.5 A, V <sub>GS</sub> = 4 V*1
Forward transfer admittance	y <sub>fs</sub>	2.7	4.5	—	2.7	5.0	—	S	$I_D = 2.5 \text{ A},$ $V_{DS} = 10 \text{ V}^{*1}$
Input capacitance	Ciss	—	400	<u> </u>		900		рF	$V_{DS} = 10 \text{ V}, V_{GS} = 0,$
Output capacitance	Coss	—	220	_	—	460	—	рF	f = 1 MHz
Reverse transfer capacitance	Crss	_	60	_	_	130	_	pF	
Turn-on delay time	<sup>t</sup> d(on)	<u>—</u>	5	<del></del>	<del></del>	8	<u>—</u>	ns	I <sub>D</sub> = 2.5 A, V <sub>GS</sub> = 10 V,
Rise time	t <sub>r</sub>	—	30	_	—	35	_	ns	R <sub>L</sub> = 12
Turn-off delay time	<sup>t</sup> d(off)	—	170	—	—	180	—	ns	••
Fall time	t <sub>f</sub>	<u> </u>	75	—	<u> </u>	85	<u> </u>	ns	••
Body to drain diode forward voltage	V <sub>DF</sub>	—	1.0	<u>—</u>	<u>—</u>	-1.0	<u>—</u>	V	I <sub>F</sub> = 5 A, V <sub>GS</sub> = 0
Body to drain diode reverse recovery time	t <sub>rr</sub>	_	100	<u>—</u>	—	170	<u>—</u>	μs	$I_F = 5 \text{ A}, V_{GS} = 0,$ $dIF/dt = 50 \text{ A/}\mu\text{s}$

Note: 1. Pulse Test


Polarity of test conditions for P channel device is reversed.





,




















When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

### HITACHI

#### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bidg., 2-5-2, Ohte-medif, Chiyode-ku, Tokyo 100, Jepan Tel: Tokyo (03) 3270-2111 Fex: 703-3270-5109

For further in formation write to:

Hitechi Americe, Ltd. Semiconductor & IC DV. 2000 Sierre Point Perkwey Briebene, CA. 94005-4835 HSA

Tet 445-589-8300 Fex: 415-583-4207

Hitschi Burope GmbH Bedronic Components Group Bedronic Components Div. Continental Buroce Dorneicher Streße 3 D-85622 Feldkirchen München Tet 089-9 94 80-0

Fax: 089-9-29-30-00

Hitechi Burope Ltd. Nothern Burque Headquerters Whilebrook Perk Lower Cook ham Road Meidenhead Barkehire SL68YA United Kingdom Tet 0628-585000 Fax: 0628-778322

Hitechi Asia Pta, Ltd. 45 Colluer Queu #20-00 Hitechi Tower Snapore 0404 Tel: 535-2400 Fex: 535-4533

Hitechi Asie / Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre Herbour City, Centon Road Teim She Teul, Kowloon Hana Kona Tet 27359218 Fax: 27306074

