DS07-12518-8E

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89170/170A/170L Series

MB89173/P173/174A/P175A/PV170A MB89173L/174L

■ DESCRIPTION

The MB89170/170A/170L series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a serial interface, a DTMF generator, and external interrupts, making it suitable for circuit control such as required in telephones.


*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- F2MC-8L family CPU core
- Maximum memory space: 64 Kbytes
- Minimum execution time/interrupt processing time
 MB89170 series: 1.1 μs/10 μs (at 3.58 MHz oscillation)
 MB89170A/170L series: 0.6 μs/5.4 μs (at 7.16 MHz oscillation)
- Dual-clock control system (MB89170/170A series only)
- I/O ports: max. 37 ports
- 21-bit timebase counter
- Watch prescaler (MB89170/170A series only)
- · Watchdog timer
- 8/16-bit timer/counter: 1 channel

(Continued)


■ PACKAGE



48-pin Plastic QFP

(FPT-48P-M16)

48-pin Ceramic MQFP



(MQP-48C-P01)



(Continued)

- 8-bit serial I/O: 1 channel
- DTMF generator (MB89170/170A series only)
 Selectable oscillation frequency (MB89170A series only)
- External interrupt 1: 3 channels

 Three channels are independent and capable of using for wake-up from low-power consumption modes (with an edge detection function).
- External interrupt 2 (wake-up): 8 channels Eight channels are independent and capable of using for wake-up from low-power consumption modes (with an "L" level detection function).
- Low-power consumption modes(stop mode, sleep mode, watch mode, and subclock mode)
- CMOS technology

■ PRODUCT LINEUP

Part number	MB89173	MB89P173	MB89174A	MB89P175A	MB89PV170A	
Classification	Mass-produced product (mask ROM product)	One-time PROM product (EPROM product)	Mass-produced product (mask ROM product)	One-time PROM product (EPROM product)	Piggyback/ evaluation product (for evaluation and development)	
ROM size	8 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	12 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)	
RAM size	384	× 8 bits	512	× 8 bits	1 K × 8 bits	
CPU functions	Instruction Instruction Data bit le	ngth: on time:	136 8 bits 1 to 3 bytes 1, 8, 16 bits Minimum instruction execution time:			
	Interrupt process	MHz, 61 μs at 32.768 kHz ing time: z, 562.5 μs at 32.768 kHz	Interrupt process	.16 MHz, 61 μs at 32 ing time: 7.16 MHz, 562.5 μs		
Ports	Output ports (N-ch open-drain): 5 Output ports (CMOS): 8 I/O ports (CMOS): 24 (16 ports also serve as peripherals.) Total: 37					
8/16-bit timer/ counter	8 bits × 2 ch or 16 bits × 1 ch, capable of rectangular wave output One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 2.2 μs, 35.2 μs, 563.2 μs; when operating at 3.58 MHz)					
8-bit serial I/O	8 bits LSB/MSB first selectable One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 2.2 μs, 8.8 μs, 35.2 μs; when operating at 3.58 MHz)					
DTMF generator	All ITU-T (the of tones select Fixed to oscillation	ame: CCITT) tones se lation frequency(3.58 MH	·			
External interrupt 1	3 independent channels (selectable edge, interrupt vector, source flag) Rising/falling/both edges selectable Used also for wake-up from the watch/stop/sleep mode. (Edge detection is also permitted in the watch/stop mode.)					
External interrupt 2 (wake-up)	8 independent channels ("L" level interrupt) Used also for wake-up from the watch/stop/sleep mode. (Edge detection is also permitted in the watch/stop mode.)					
Standby mode	Sleep mode, stop mode, watch mode, and subclock mode					
Process	CMOS					
Operating voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V 2.2 V to 6.0 V 2.7 V to 6.0 V					
EPROM for use	MBM27C25 -20TVM					

^{*:} Varies with conditions such as the operating frequency and the assurance range for the DTMF generator.(See

Part number	MB89173L	MB89P174L			
Classification	Mass-produced product (mask ROM product)				
ROM size	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
RAM size	384 × 8 bits	512 × 8 bits			
CPU functions					
	Minimum instruction execution time: Interrupt processing time:	0.6 to 9.6 μs at 7.16 MHz, 5.4 to 86.4 μs at 7.16 MHz,			
Ports	Output ports (N-ch open-drain): 5 Output ports (CMOS): 8 I/O ports (CMOS): 24 (Total: 37	(16 ports also serve as peripherals.)			
8/16-bit timer/ counter	8 bits \times 2 ch or 16 bits \times 1 ch, capable of rectangular wave output One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 2.2 μ s, 35.2 μ s, 563.2 μ s; when operating at 3.58 MHz)				
8-bit serial I/O	8 bits LSB/MSB first selectable One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 2.2 μs, 8.8 μs, 35.2 μs; when operating at 3.58 MHz)				
DTMF generator	-				
External interrupt 1	3 independent channels (selectable edge, interrupt vector, source flag) Rising/falling/both edges selectable Used also for wake-up from the stop/sleep mode. (Edge detection is also permitted in the stop mode.)				
External interrupt 2 (wake-up)	8 independent channels ("L" level interrupt) Used also for wake-up from the stop/sleep mode. (Edge detection is also permitted in the stop mode.)				
Standby mode	Sleep mode, stop mode				
Process	CMOS				
Operating voltage*	2.2 V	to 6.0 V			
EPROM for use	_				

^{*:} Varies with conditions such as the operating frequency and the assurance range for the DTMF generator.(See "■ ELECTRICAL CHARACTERISTICS.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89173 MB89P173 MB89174A MB89P175A MB89173L MB89174L	MB89PV170A
FPT-48P-M16	0	×
MQP-48C-P01	×	0

○ : Available × : Not available

Note: For more information about each package, see "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used.

2. Current Consumption

In the case of the MB89PV170A, added is the current consumed by the EPROM which is connected to the top socket.

3. Mask Options


Functions that can be selected as options and how to designate these options vary with the product.


Before using options, check "■ Mask Options."

Take particular care on the following points:

- Pull-up resistor option cannot be set for P40 to P44 on the MB89P175A.
- Each option is fixed on the MB89PV170A.

■ PIN ASSIGNMENT





• Pin assignment on package top (MB89PV170A only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
49	V _{PP}	57	N.C.	65	04	73	ŌĒ
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	O1	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	А3	63	O3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin no.			
QFP*1 MQFP*2	Pin name	Circuit type	Function
5	X0	A	Main clock crystal oscillator pins
6	X1		
8	X0A	В	Subclock oscillation pins (32.768 kHz)
9	X1A		
3	MOD0	С	Operation mode selecting pins
4	MOD1		Connect directly to Vcc or Vss.
2	RST	D	Reset I/O pin This pin is of an N-ch open-drain output type with pull-up resistor and of hysteresis input type. "L" is output from this pin by an internal reset source (optional function). The internal circuit is initialized by the input of "L".
34 to 27	P00/INT20 to P07/INT27	Е	General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt input is a hysteresis input.
26 to 20, 18	P10 to P17	F	General-purpose I/O ports
17 to 10	P20 to P27	Н	General-purpose output ports
42	P30/SCK	G	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O. This port is of hysteresis input type.
41	P31/SO	G	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O. This port is of hysteresis input type.
40	P32/SI	G	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is of hysteresis input type.
39	P33/EC	G	General-purpose I/O port Also serves as an external clock input for a 8-bit timer/ counter. This port is of hysteresis input type.
38	P34/TO/INT0	G	General-purpose I/O port Also serves as the overflow output for the 8-bit timer/counter and an external interrupt 1 input. This port is of hysteresis input type.
36, 37	P36/INT2, P35/INT1	G	General-purpose I/O ports Also serve as an external interrupt 1 input. These ports are of hysteresis input type.

*1: FPT-48P-M16

*2: MQP-48C-P01

(Continued)

Notes: On the MB89170L series, DTMF pin (Pin No.:1), X0A pin (Pin No.:8) and X1A pin (Pin No.:9) are N.C. pins. Please connect them with GND.

(Continued)

Pin no.			
QFP*1 MQFP*2	Pin name	Circuit type	Function
35	P37/BZ	G	General-purpose I/O port Also serves as a buzzer output. This port is of hysteresis input type.
48 to 44	P40 to P44	I	N-ch open-drain output ports
1	DTMF	J	DTMF signal output pin
7	Vcc	_	Power supply pin
19, 43	Vss	_	Power supply (GND) pin

*1: FPT-48P-M16 *2: MQP-48C-P01

Notes: On the MB89170L series, DTMF pin (Pin No.:1), X0A pin (Pin No.:8) and X1A pin (Pin No.:9) are N.C. pins.

• External EPROM pins (the MB89PV170A only)

Pin no.	Din name	I/O	Function
MQFP*	Pin name	1/0	Function
49	V _{PP}	0	"H" level output pin
50 51 52 53 54 55 58 59 60	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
61 62 63	O1 O2 O3	I	Data input pins
64	Vss	0	Power supply (GND) pin
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
71	A10	0	Address output pin
73	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins
80	Vcc	0	EPROM power supply pin
56 57 72 74	N.C.	_	Internally connected pin Be sure to leave them open.

^{*:} MQP-48C-P01

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X0 X	Main clock • Oscillation feedback resistor of approximately 1 MΩ/5 V
В	X1A X0A X0A Standby control signal	Subclock • Oscillation feedback resistor of approximately 4.5 M Ω /5 V • When single clock mode is selected, the switch is open.
С		
D	R P-ch N-ch	 Output pull-up resistor (P-ch) of approximately 50 kΩ/5 V Hysteresis input
Е	P-ch N-ch Port Resource	CMOS output CMOS input Hysteresis input Pull-up resistor optional

(Continued)

Туре	Circuit	Remarks
F	P-ch N-ch	CMOS output CMOS input Pull-up resistor optional
G	R P-ch N-ch	CMOS output Hysteresis input Pull-up resistor optional
Н	N-ch	CMOS output
I	R P-ch N-ch	 N-ch open-drain output Pull-up resistor optional
J	OPAMP	DTMF analog output

HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damaged elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down registor.

3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

4. Power Supply Voltage Fluctuations

Although operating is assured within the rated range of Vcc power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

6. Turning on the supply voltage (only for the MB89P175A)

Power on sharply up to the option enabling voltage (2 V) within 13 clock cycles after starting of oscillation.

■ PROGRAMMING TO THE EPROM ON THE MB89P173 AND MB89P175A


The MB89P173 is an OTPROM (one-time PROM) versions of the MB89170/170L series, and the MB89P175A is of the MB89170A/170L series.

1. Features

- 8-Kbyte (MB89P173), 16-Kbyte (MB89P175A) PROM on chip
- Options can be set using the EPROM programmer (MB89P175A only).
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 8-Kbyte PROM,16-Kbyte PROM and option area is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P173 and MB89P175A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

Programming procedure (MB89P173)

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 6000_H to 7FFF_H (note that addresses E000_H to 0FFFF_H while operating as a single chip correspond to 6000_H to 7FFF_H in EPROM mode).
- (3) Program the data to the EPROM with the EPROM programmer.


Programming procedure (MB89P175A)

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000H to 7FFFH (note that addresses C000H to 0FFFFH while operating as a single chip assign to 4000H to 7FFFH in EPROM mode).

 Load option data into addresses 3FF0H to 3FF6H of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options (MB89P175A Only).")
- (3) Program the data to the EPROM with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

Part number	Package	Compatible socket adapter Sun Hayato Co., Ltd.
MB89P175A	QFP-48P	ROM-48QF-28DP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

7. Setting OTPROM Options (MB89P175A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• OTPROM option bit map

Addre ss	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Vacancy Vacancy		Vacancy		Reset pin	Power-on	Oscillation stabilization time	
3FF0н	Readable and writable	Readable and writable	Readable and writable	select 1: 1 clock 0: 2 clocks	output 1: Yes 0: No	reset 1: Yes 0: No	00 2 ³ /Fсн 01 2 ¹² /Fсн	10 2 ¹⁶ /Fсн 11 2 ¹⁸ /Fсн
3FF1н	P07 Pull-up 1: Yes 0: No	P06 Pull-up 1: Yes 0: No	P05 Pull-up 1: Yes 0: No	P04 Pull-up 1: Yes 0: No	P03 Pull-up 1: Yes 0: No	P02 Pull-up 1: Yes 0: No	P01 Pull-up 1: Yes 0: No	P00 Pull-up 1: Yes 0: No
3FF2н	P17 Pull-up 1: Yes 0: No	P16 Pull-up 1: Yes 0: No	P15 Pull-up 1: Yes 0: No	P14 Pull-up 1: Yes 0: No	P13 Pull-up 1: Yes 0: No	P12 Pull-up 1: Yes 0: No	P11 Pull-up 1: Yes 0: No	P10 Pull-up 1: Yes 0: No
3FF3н	P37 Pull-up 1: Yes 0: No	P36 Pull-up 1: Yes 0: No	P35 Pull-up 1: Yes 0: No	P34 Pull-up 1: Yes 0: No	P33 Pull-up 1: Yes 0: No	P32 Pull-up 1: Yes 0: No	P31 Pull-up 1: Yes 0: No	P30 Pull-up 1: Yes 0: No
3FF4н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable			
3FF5н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable			
3FF6н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable			

Note: Each bit is set to '1' as the initialized value, therefore the pull-up option is selected.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter


To program to the EPROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Socket adapter part number		
LCC-32(Square)	ROM-32LC-28DP-S		

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

3. Memory Space

Memory space in each mode, such as 32-Kbyte EPROM, is diagrammed below.




4. Programming to the EPROM


- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program with the EPROM programmer.

■ BLOCK DIAGRAM

1. MB89170/170A series




2. MB89170L series



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89170/170A/170L series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89170/170A/170L series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions

Accumulator (A): A 16-bit temporary register for arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which is used for arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit pointer for indicating a stack area


Progam status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	I	1
1	0	2	
1	1	3	Low

N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag: Set to '1' when an arithmetic operation results in '0'. Cleared to '0' otherwise.


V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.

C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose register: An 8-bit register for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89170/170A/170L series. The bank currently in use is indicated by the register bank pointer(RP).



■ I/O MAP

1. MB89170/170A series

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog control register
ОАн	(R/W)	TBTC	Timebase timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(R/W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0Fн	(R/W)	BZCR	Buzzer register
10н			Vacancy
11н			Vacancy
12н			Vacancy
13н			Vacancy
14н			Vacancy
15н			Vacancy
16н			Vacancy
17н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Вн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен		,	Vacancy
1F _H			Vacancy

(Continued)

Address	Read/write *	Register name	Register description
20н	(R/W)	DTMC	DTMF control register
21н	(R/W)	DTMD	DTMF data register
22н			Vacancy
23н	(R/W)	EIC1	External interrupt control register 1
24н	(R/W)	EIC2	External interrupt control register 2
25н to 31н			Vacancy
32н	(R/W)	EIE2	External interrupt 2 enable register
33н	(R/W)	EIF2	External interrupt 2 flag register
34н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7Fн			Vacancy

* R/W: Readable and writable

R: Read only W: Write only

Note: Do not use vacancies.

2. MB89170L series

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog control register
0Ан	(R/W)	TBTC	Timebase timer control register
0Вн		,	Vacancy
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(R/W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0F _H	(R/W)	BZCR	Buzzer register
10н			Vacancy
11н			Vacancy
12н			Vacancy
13н			Vacancy
14н			Vacancy
15н			Vacancy
16н			Vacancy
17н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Вн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен			Vacancy
1F _H			Vacancy

(Continued)

Address	Read/write *	Register name Register description						
20н			Vacancy					
21н		Vacancy						
22н			Vacancy					
23н	(R/W)	EIC1	External interrupt control register 1					
24н	(R/W)	EIC2	External interrupt control register 2					
25н to 31н			Vacancy					
32н	(R/W)	EIE2	External interrupt 2 enable register					
33н	(R/W)	EIF2	External interrupt 2 flag register					
34н to 7Вн			Vacancy					
7Сн	(W)	ILR1	Interrupt level setting register 1					
7Dн	(W)	ILR2 Interrupt level setting register 2						
7Ен	(W)	ILR3 Interrupt level setting register 3						
7F H			Vacancy					

* R/W: Readable and writable

R: Read only W: Write only

Note: Do not use vacancies.

As for MB89170L series, WPCR register(0B_H), DTMC register(20_H) and DTMD register(21_H) become Vacancy.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

Domestica.	Council of	Va	lue	l lmit	(VSS = 0.0 V)
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss-0.3	Vss + 7.0	V	
	Vı	Vss-0.3	Vcc + 0.3	V	Except P40 to P44
Input voltage	W	Vss-0.3	Vcc + 0.3	٧	P40 to P44 (with pull-up option)
	V ₁₂	Vss-0.3	Vss + 7.0	V	P40 to P44 (without pull-up option)
	Vo	Vss-0.3	Vcc + 0.3	V	Except P40 to P44
Output voltage	Vo2	Vss-0.3	Vcc + 0.3	V	P40 to P44 (with pull-up option)
	V 02	Vss - 0.3	Vss + 7.0	V	P40 to P44 (without pull-up option)
"L" level maximum output current	Гог	_	10	mA	
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣIOLAV		20	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	_	-10	mA	
"H" level average output current	Іонач		-2	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон		-25	mA	
"H" level total average output current	ΣΙομαν	_	-10	mA	Average value (operating current × operating rate)
Power consumption	PD	_	200	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Syllibol	Min.	Max.	Oilit	Remarks
		2.2*	6.0*	V	Normal operation assurance range* MB89174A/173/174L/173L
Power supply voltage	Vcc	2.7*	6.0*	V	Normal operation assurance range* MB89PV170A/P175A/P173
		1.5	6.0	V	Retains the RAM state in the stop mode
Operating temperature	TA	-40	+85	°C	

^{*:} These values vary with the operating frequency, instruction cycle, and the assurance range for the DTMF generator. See Figure 1 and "(7) Electrical Characteristics of DTMF Generator" in "4. AC characteristics."






Figure 1 and figure 2 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fch.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Damamatan	Sym-	Dia mana	,	,	Value	,		D = ======
Parameter	bol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	VIH	P00 to P07, P10 to P17		0.7 Vcc	_	Vcc+ 0.3	٧	
"H" level input voltage	Vihs	RST, MOD0, MOD1, P30 to P37, INT20 to INT27		0.8 Vcc	_	Vcc + 0.3	V	
	VIL	P00 to P07, PI0 to PI7	_	Vss- 0.3	_	0.3 Vcc	V	
"L" level input voltage	VILS	RST, MOD0, MOD1, P30 to P37, INT20 to INT27		V _{SS} - 0.3	_	0.2 Vcc	V	
Open-drain output pin applied voltage	VD	P40 to P44		Vss- 0.3	_	Vss+ 6.0	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37	lон = −2.0 mA	2.4	_	_	V	
"L" level output voltage	V _{OL1}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P44	lo _L = 1.8 mA	_	_	0.4	V	
	V _{OL2}	RST	IoL = 4.0 mA	_	_	0.6	V	
Input leakage current (Hi-z output leakage current)	ILI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P44, MOD0, MOD1	0.0 V < Vı < Vcc	_	_	±5	μΑ	Without pull- up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P44, RST	V _I = 0.0 V	25	50	100	kΩ	With pull-up resistor

(Continued)

(Continued)

 $(Vcc = 5.0 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Barrama tan	0	D :	,	0.0 1,71	Value	- 0.0 v,		10°C to +85°C)
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
			Vcc = 5.0 V Fcн = 3.58 MHz • Main clock	_	3.5	8	mA	MB89173/ 174A/173L/ 174L
	Icc		operation mode • Highest gear speed	_	6.5	10	mA	MB89P173/ P175A
	Iccs ₁		Vcc = 5.0 V Fch = 3.58 MHz • Main clock sleep mode • Highest gear speed	_	2	5	mA	
	Iccs2	Vcc (when DTMF is not operating)	Vcc = 3.0 V FcL = 32.768 kHz • Subclock sleep mode	_	25	50	μА	
Power supply voltage*	Іссн		T _A = +25°C • Subclock stop mode • Main clock stop mode in single clock system	_	_	1	μА	
			Vcc = 3.0 V FcL = 32.768	_	50	100	μА	MB89173/ 174A
	Ісѕв		kHz • Subclock operation mode	_	1	3	mA	MB89P173/ P175A
	Ісст		Vcc = 3.0 V • Watch mode	_	_	15	μА	
			Vcc = 5.0 V Fcн = 3.58 MHz	_	5.5	10	mA	MB89173/ 174A
	Ів	Vcc (when DTMF is operating)	Main clock operation modeHighest gear speed	_	8.5	13	mA	MB89P173/ P175A
Input capacitance	Cin	Other than Vcc, Vss	f = 1 MHz	_	10	_	pF	


^{*:} The power supply current is measured at the external clock.

4. AC Characteristics

(1) Reset Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Valu	ne	Unit	Remarks
Parameter	Syllibol	Condition	Min.	Max.	Ullit	Nemarks
RST "L" pulse width	t zlzh	_	48 theyl	_	ns	




(2) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Condition	Val	lue	Unit	Remarks	
rarameter	Syllibol	Condition	Min.	Max.	Oilit	Remarks	
Power supply rising time	t R		_	50	ms	Power-on reset function only	
Power supply cut-off time	toff		1	_	ms	Due to repeated operations	


Note: Make sure that power supply rises within the oscillation stabilization time selected. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timing

 $(Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

								V, TA = -40 C to +65 (
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
i didilictor	Symbol	Fili Haine	Condition	Min.	Тур.	Max.	Offic	Kemarks	
Clock frequency				1	_	3.58	MHz	MB89173/ P173	
	Fсн X0, X1			1	_	7.16	MHz	MB89174A/ P175A/ PV170A/ 173L/174L	
	FcL	X0A, X1A		_	32.768	_	kHz	Subclock	
		ICYL X0, X1			280	_	1000	ns	MB89173/ P173
Clock cycle time	t HCYL		_	140	_	1000	ns	MB89174A/ P175A/ PV170A/ 173L/174L	
	t LCYL	X0A, X1A		_	30.5	_	μs	Subclock	
Input clock pulse	P _{WH} P _{WL}	X0		20	_	_	ns	External clock	
width	P _{WHL} P _{WLL}	X0A		_	15.2	_	μs	External clock	
Input clock rising/ falling time	tcr tcr	X0, X0A			_	10	ns	External clock	






(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	nit Remarks		
Instruction cycle (minimum execution time)	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/Fc) t_{inst} = 1.1 μs when operating at Fc = 3.58 MHz		
		2/FcL	μs	t _{inst} = 61.036 μs when operating at F _{CL} = 32.768 kHz (MB89170/170A series only)		

(5) Recommend Resonator Manufacturers

 Sample Application of Piezoelectric Resonator (FAR Family) (MB89170 series only)



*1: Fujitsu Acoustic Resonator

FAR part number (built-in capacitor type)	Frequency (MHz)	Initial deviation of FAR frequency (T _A = +25°C)	Temperature characteristics of FAR frequency (T _A = -20°C+60°C)	Loading capacitors*2
FAR-C4□A-03580-□01	3.58	±0.5%	±0.5%	Built-in


Inquiry: FUJITSU LIMITED

(6) Serial I/O Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, TA = -40°C to +85°C)$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Farameter				Min.	Max.	Offic	Remarks
Serial clock cycle time	tscyc	SCK	Internal shift clock mode	2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO		-200	200	ns	
Valid SI → SCK	tıvsн	SI, SCK		0.5 tinst*	_	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	t shix	SCK, SI		0.5 tinst*	_	μs	
Serial clock "H" pulse width	t shsl	SCK, SO SI, SCK SCK, SI	External shift clock mode	1 tinst*	_	μs	
Serial clock "L" pulse width	t slsh			1 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov			0	200	ns	
Valid SI → SCK ↑	tıvsн			0.5 tinst*	_	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	tshix			0.5 tinst*		μs	

^{*:} For information on t_{inst}, see "(4) Instruction Cycle."




(7) Peripheral Input Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Val	ue	Unit	Remarks
Farameter	Syllibol	Fili liallie	Min.	Max.		iveillai ks
Peripheral input "H" pulse width 1	t _{ILIH1}	EC, INT0 to INT2,	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t _{IHIL1}	INT20 to INT27	2 tinst*	_	μs	

^{*:} For information on tinst, see "(4) Instruction Cycle."




(8) Electrical Characteristics of DTMF Generator

(Vss = 0.0 V, FcH = 3.579545 MHz, TA = -30° C to + 60° C)


_	_		, ,,,,	Value					
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks		
			3.0	_	6.0	V	MB89P173		
Operating voltage range	_	_	2.4	_	6.0	V	MB89173/174A		
range			2.7	_	6.0	V	MB89P175A		
		Vcc = 4.5 V to 6.0 V	30	_	_	kΩ	Defined when the DTMF		
Output load requirements		Vcc = 3.0 V to 4.5 V	200	_	_	kΩ	pin is connected to a pull- down resistor for the MB89P173.		
	Ro	Vcc = 2.4 V to 6 V	30	_	_	kΩ	Defined when the DTMF pin is connected to a pull- down resistor for the MB89173/174A		
		Vcc = 2.7 V to 6 V					MB89P175A		
DTMF output offset					_	2.4	_	V	When the DTMF pin is open for MB89P173.
voltage (at signal output)	VMOF	Vcc = 5.0 V	_	0.6	_	V	When the DTMF pin is open for the MB89173/174A/P175A.		
DTMF output amplitude (COL single tone)	Vмгос	Vcc = 5.0 V	450	530	600	mV _{P-P}			
DTMF output amplitude (ROW single tone)	VmFor	Vcc = 5.0 V	350	420	480	mV _{P-P}	When DTMF pin is open.		
Difference between COL and ROW levels	RMF	_	1.6	2.0	2.4	dB			

■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L"ow Level Input **Voltage (CMOS Input)**




(2) "H" Level Output Voltage




(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



(5) Power Supply Current



(6) Pull-up Resistance



■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
Α	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
АН	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: The number of instructions

#: The number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH prior to the instruction executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F \leftarrow This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	-	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @ÉP,A	3	1	((EP)) ← (A)	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8 ′	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	_	_	++	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	$(dir) \leftarrow d8$, \L	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @FP,#d8	4	2	((IX) +011) ← d0 ((EP)) ← d8		_			87
MOV @EF,#d6	4	2	$(Ri) \leftarrow d8$	_	_	_		88 to 8F
MOVW dir,A		2		_	_	_		
	4		$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
140004	_	_	$((IX) + off + 1) \leftarrow (AL)$					5.4
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dΗ	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dΗ	++	C6
			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dΗ	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dΗ	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dΗ	++	C7
MOVW A,EP	2	1	(A) ← (EP)	_	_	dΗ		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	(IX) ← (A)	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dΗ		F2
MOVW SP,A	2	1	$(\hat{SP}) \leftarrow (\hat{A})$	_	_	_		E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dH		F1
MOV @A,T	3	1	$(A) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dΗ		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	$(\operatorname{dir}) \leftrightarrow (\operatorname{AL})$ $(\operatorname{dir}) : b \leftarrow 1$	_	_	\		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 1$ (dir): $b \leftarrow 0$	_		_		A0 to A7
XCH A,T	2	1		AL	_	_		
XCH A, I XCHW A,T	3	1	$(AL) \leftrightarrow (TL)$	AL	AH	4U -		42 43
	3		$(A) \leftrightarrow (T)$	AL		dH		
XCHW A,EP		1	$(A) \leftrightarrow (EP)$	_	_	dН		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0

Notes: • During byte transfer to A, $T \leftarrow A$ is restricted to low bytes.

[•] Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	-	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	-	_		++++	27
ADDCW A ADDC A	3 2	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH –	++++	23 22
SUBC A,Ri	3	1	$(AL) \leftarrow (AL) + (TL) + C$ $(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - (R) - C$ $(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (G) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	_	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	(Ri) ← (Ri) + 1	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	-	_	_	+++-	D8 to DF
DECW EP	3	1	(EP) ← (EP) − 1	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	<u> </u>		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	_	_	dH		01
DIVU A ANDW A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00	++R-	11
ORW A	3	1	$(A) \leftarrow (A) \wedge (T)$	_	_	dH dH	++R- ++R-	63 73
XORW A	3	1	$(A) \leftarrow (A) \lor (T)$ $(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	53
CMP A	2	1	(TL) - (AL)	_	_	ui i	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	++++	13
RORC A	2	1	ightharpoonup C ightharpoonup A ightharpoonup	_	_	_	++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ((EP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \ \forall \ d8$	-	_	_	++R-	54 55
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	_	++R-	55 57
XOR A,@EP	3	2	$(A) \leftarrow (AL) \ \forall \ (\ (EP) \)$ $(A) \leftarrow (AL) \ \forall \ (\ (IX) + off)$	_	_	_	++R- ++R-	57 56
XOR A,@IX +off XOR A,Ri	4	1	$(A) \leftarrow (AL) \lor (IX) + OII)$ $(A) \leftarrow (AL) \lor (Ri)$	_	_	_	++R- ++R-	56 58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \lor (RI)$ $(A) \leftarrow (AL) \land (TL)$	_	_	_	++R- ++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land (TL)$ $(A) \leftarrow (AL) \land d8$	_	_	_	++R-	64
AND A,#do	3	2	$(A) \leftarrow (AL) \wedge dS$ $(A) \leftarrow (AL) \wedge (dir)$	_	_	_	++R-	65
7,140 7,011	J		(1) \ (12) /\ (411)					00

(Continued)

(Continued)

Mnemonic	ı	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \wedge (Ri)$	_	_	_	+ + R -	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	++R-	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	++R-	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R -	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R -	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (ŚP) + 1	_	_	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	ı	_	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	ł	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then $PC \leftarrow PC + rel$	_	_	_	-+	B8 to BF
JMP @A	2	1	(PC) ← (A)	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A),(A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

■ INSTRUCTION MAP

I INSI	NSTRUCTION MAP															
ш	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC	BC rel	BP rel	BN rel	BNZ	Z	BGE rel	BLT rel
ш	M @A @A	MOVW M	MOVW M	MOVW EP,A	MOVW Xi A,#d16	MOVW Xi	MOVW X(IX,#d16	MOVW Xe	CALLV BI	CALLV Br	CALLV BI	CALLV BI	CALLV BI	CALLV BZ	CALLV Be	CALLV BI
Q	DECW A	DECW SP	DECW IX	DECW	MOVW ext,A	MOVW dir,A	MOVW @IX +d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
v	INCW A	INCW SP	INCW IX	INCW EP	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOWW A,@EP	INC R0	NC R1	INC R2	INC R3	NC R4	INC R5	NC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
4	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A, @A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX+d,#d8	CMP @EP,#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
80	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND A	ANDW A	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
5	POPW A	POPW IX	XOR A	XORW A	XOR A,#d8	XOR A,dir	XOR A,@IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
က	RETI	CALL addr16	SUBC A	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX+d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
-	SWAP	DIVU	CMP	CMPW A	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU A	ROLC A	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
L	0	1	2	က	4	2	9	7	8	6	4	В	ပ	D	ш	ш

■ MASK OPTIONS


No.	Part number	MB89173L MB89174L	MB89P173 MB89173 MB89174A	MB89P173-201	MB89P175A	MB89PV170A
NO.	Specifying procedure	Specify when ordering masking	Specify when ordering masking	Standard option product	Set with EPROM programmer	Setting not possible
1	Pull-up resistors • P00 to P07, P10 to P17 • P30 to P37, P40 to P44	Can be selected per pin	Can be selected per pin	All ports Fixed to no pull- up resistor	Can be set per pin (However, P40 to P44 are available only for no pull-up resistor.)	All ports Fixed to no pull-up resistor option
2	Power-on reset • Power-on reset provided • No power-on reset	Selectable	Selectable	Fixed to no power-on reset option	Setting possible	Fixed to power-on reset option
3	Selection of oscillation stabilization time initial value (when operating at Fch = 3.58 MHz) 3: 218/Fch (approx. 73.2 ms) 2: 216/Fch (approx. 18.3 ms) 1: 212/Fch (approx. 1.1 ms) 0: 23/Fch (approx. 0 ms)	Selectable	Selectable	Fixed to 2 ¹⁶ /FcH	Setting possible	Fixed to 2 ¹⁸ / Fch
4	Reset pin output Reset output enabled Reset output disabled	Selectable	Selectable	Fixed to reset output option	Setting possible	Fixed to reset output option
5	Clock mode selection • Dual-clock mode • Single-clock mode	Fixed to single-clock mode	Selectable	Fixed to dual- clock mode	Setting possible	Fixed to dual- clock mode


Note: Reset is input asynchronized with the internal clock whether power-on reset is provided or not.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89173PF MB89174APF MB89P173PF MB89P175APF MB89173LPF MB89174LPF	48-pin Plastic QFP (FPT-48P-M16)	
MB89PV170ACF	48-pin Ceramic MQFP (MQP-48C-P01)	

■ PACKAGE DIMENSION





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park

Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

F9910 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.