查询SN74LV244APW供应商

捷多邦,专业PCB打样 SN5444244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS383B – SEPTEMBER 1997 – REVISED JUNE 1998

- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

These octal buffers/line drivers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV244A devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

SN54LV244A J OR W PACKAGE										
SN74LV244A DB, DGV, DW, NS, OR PW PACKAGE										
(TOP VIEW)										

1 <mark>0E</mark> [1	U	20] V _{CC}
1A1 [2		19] 20E
2Y4 [3		18] 1Y1
1A2 [4		17] 2A4
2Y3 [5		16] 1Y2
1A3 [6		15] 2A3
2Y2 [7		14] 1Y3
1A4 [8		13] 2A2
2Y1 [9		12] 1Y4
GND [10		11	2A1

SN54LV244A ... FK PACKAGE (TOP VIEW)

		2Υ4	1A1	10E	Vcc	2 <u>0</u> E			
1A2 2Y3 1A3 2Y2 1A4	4 5 6 7 8	3 9	2 10	1 1	20 12	1 1 1 1 1	8 [7 [6 [5 [4 [1Y1 2A4 1Y2 2A3 1Y3	
	2	2Y1	GND	2A1	174	2A2	19		

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV244A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV244A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer)										
INP	JTS	OUTPUT								
OE	А	Y								
L	Н	Н								
2.0100	L	L								
Н	Х	Z								




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cisa trademark of Texas Instruments Incorporated.




SN54LV244A, SN74LV244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS383B – SEPTEMBER 1997 – REVISED JUNE 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}		V to 7 V
Input voltage range, V ₁ (see Note 1)		V to 7 V
	ow state, V_O (see Notes 1 and 2)0.5 V to V_{CO}	
	ance or power-off state, V _O (see Note 1)0.5	
Input clamp current, I _{IK} (V _I < 0)		–20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V	/cc)	±50 mA
	C)	
	٠, 	
Package thermal impedance, θ_{JA} (see Note	3): DB package	115°C/W
	DGV package	
	DW package	
	NS package	
	PW package	128°C/W
Storage temperature range, T _{stg}	–65°C	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV244A, SN74LV244A **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCLS383B – SEPTEMBER 1997 – REVISED JUNE 1998

			SN54L	V244A	SN74L	V244A	UNIT	
			MIN	MAX	MIN			
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
Maria		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		v	
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V	
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		V _{CC} = 2 V		0.5		0.5		
		V_{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3		$V_{CC} \times 0.3$	v	
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3		$V_{CC} \times 0.3$	V	
		V _{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		V _{CC} × 0.3		
VI	Input voltage		0	5.5	0	5.5	V	
.,		High or low state	0	Vcc	0	VCC	V	
VO	Output voltage	3-state	0	\$ 5.5	0	5.5	V	
		V _{CC} = 2 V		S –50		-50	μΑ	
1	Ligh lovel output ourrest	V_{CC} = 2.3 V to 2.7 V	0	-2		-2		
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	2	-8		-8	mA	
		V_{CC} = 4.5 V to 5.5 V		-16		-16		
		V _{CC} = 2 V		50		50	μΑ	
le.		V_{CC} = 2.3 V to 2.7 V		2		2		
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA	
		V _{CC} = 4.5 V to 5.5 V		16		16		
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V	
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

recommended operating conditions (see Note 4)

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LV244A, SN74LV244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS383B – SEPTEMBER 1997 – REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LV244A	SN74LV244A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
Voh	I _{OH} = -8 mA	3 V	2.48	2.48	v
	I _{OH} = -16 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
	I _{OL} = 2 mA	2.3 V	0.4	0.4	V
VOL	I _{OL} = 8 mA	3 V	0.44	0.44	v
	I _{OL} = 16 mA	4.5 V	S 0.55	0.55	
lj	$V_{I} = V_{CC}$ or GND	5.5 V	2 ±1	±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V	2 ±5	±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V	20	20	μA
loff	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V	20	20	μA
C.		3.3 V	2.3	2.3	pF
Ci	$V_{I} = V_{CC}$ or GND	5 V	2.3	2.3	μг

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T _A = 25°C		SN54LV2		SN74L	V244A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	A	Y			7.5	12.5	1	15	1	15	
t _{en} *	OE	Y	C _L = 15 pF		8.9	14.6	1	17	1	17	ns
^t dis [*]	OE	Y			9.1	14.1	1	4 16	1	16	
^t pd	A	Y			9.5	15.3	1/	18	1	18	
t _{en}	OE	Y			10.8	17.8	240	21	1	21	
^t dis	OE	Y	C _L = 50 pF		13.4	19.2	01	21	1	21	ns
^t sk(o) [†]						2	Q			2	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] Skew between any two outputs of the same package switching in the same direction

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	T _A = 25°C		SN54LV2		SN74L	/244A	UNIT
FARAIWIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	A	Y			5.4	8.4	1	10	1	10	
t _{en} *	OE	Y	C _L = 15 pF		6.3	10.6	1	12.5	1	12.5	ns
^t dis [*]	OE	Y			7.6	11	1	x 13	1	13	
^t pd	А	Y			6.8	11.9	1/	13.5	1	13.5	
t _{en}	OE	Y	$C_{1} = 50 \text{ pc}$		7.8	14.1	24	16	1	16	
^t dis	OE	Y	C _L = 50 pF		11	16	01	18	1	18	ns
^t sk(o) [†]						1.5	2			1.5	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] Skew between any two outputs of the same package switching in the same direction



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

•••	-			-							
PARAMETER	FROM TO		LOAD	T _A = 25°C		SN54LV244A		SN74LV244A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t pd [*]	A	Y			3.9	5.5	1	6.5	1	6.5	
^t en*	OE	Y	CL = 15 pF		4.5	7.3	1	8.5	1	8.5	ns
^t dis [*]	OE	Y			6.5	12.2	1	13.5	1	13.5	
^t pd	A	Y			4.9	7.5	1	8.5	1	8.5	
^t en	OE	Y			5.6	9.3	240	10.5	1	10.5	
^t dis	OE	Y	CL = 50 pF		8.8	14.2	01	15.5	1	15.5	ns
tsk(o) [†]]			1	Q.			1	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] Skew between any two outputs of the same package switching in the same direction

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN7	74LV244	A	UNIT
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.55		V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.5		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		2.9		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	V _{CC}	TYP	UNIT	
C _{pd}	Power dissipation capacitance	$C_1 = 50 \text{pF}$	f = 10 MHz	3.3 V	14	рF
		CL = 50 pF,		5 V	16	



SN54LV244A, SN74LV244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS383B - SEPTEMBER 1997 - REVISED JUNE 1998



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_Q = 50 Ω, t_f ≤ 3 ns, t_f ≤ 3 ns.

- D. The outputs are measured one at a time with one input transition per measurement.
- D. The outputs are measured one at a time with
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated