SN54ALS186FSN54AS136TSN74ALS136GSN74AS136QUADRUPLE 2-INPUT EXCLUSIVE-OR GATESWITH OPEN-COLLECTOR OUTPUTS

SDAS162 - MARCH 1984-REVISED OCTOBER 1988

- Package Options include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent Exclusive-OR gates with open-collector outputs. They perform the Boolean functions $Y = A \oplus B = \overline{AB} + A\overline{B}$ in positive logic.

A common application is a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN54ALS136 and SN54AS136 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS136 and SN74AS136 are characterized for operation from 0°C to 70°C.

logic symbol†

	4		
1A -	2	= 1	3 1Y
1B -	4	\checkmark	11
2A -	5		6 2Y
2B -	9		
3A -	10		8 3Y
3B -	12	E TRUMB	15031
4A -	13	MALL	11 4Y
4B -	13		71


[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54ALS136, SN54AS136 . . . J PACKAGE SN74ALS136, SN74AS136 . . . D OR N PACKAGE (TOP VIEW)

1A[1	W	14	V _{CC}
1B[2		13	4B
1Y[3		12	4A
2A[4		11	4Y
2B[5		10	3B
2Y[6		9	3A
GND[7		8	3Y

SN54ALS136, SN54AS136 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

SN54ALS136, SN54AS136, SN74ALS136, SN74AS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS


SDAS162 - MARCH 1984-REVISED OCTOBER 1988

inputs stand at the same logic


level (i.e., A=B).

exclusive-OR logic

An Exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These are five equivalent Exclusive-OR symbols valid for an 'ALS136 gate in positive logic; negation may be shown at any two ports.



even number of inputs (i.e., 0 or

2) are active.

odd number of inputs (i.e., only

1 of the 2) are active.

SN54ALS136, SN74ALS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

SDAS162 - MARCH 1984-REVISED OCTOBER 1988

recommended operating conditions

		SN54ALS136		SN	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input Voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			8.0	V
Vон	High-level output current			5.5			5.5	V
loL	Low-level output current			4			8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN	SN54ALS136			SN74ALS136			
PARAMETER			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.5			-1.5	V	
IOH	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			0.1			0.1	mA	
VOL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V	
VOL	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA					0.35	0.5	•	
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA	
lΗ	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
Iμ	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.1			-0.1	mA	
Icc	V _{CC} = 5.5 V	All inputs at 4.5 V		3.9	5.9		3.9	5.9	mA	

[†] All typical values are at $V_{CC} = 5$, $T_A = 25$ °C.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 2 k Ω , T_A = MIN to MAX				UNIT
			SN54A	LS136	SN74ALS136		1
			MIN	MAX	MIN	MAX	1
^t PLH	A or B		20	55	20	50	no
^t PHL	(other input low)	Ť	3	18	3	15	ns
^t PLH	A or B	V	20	55	20	50	
^t PHL	(other input low)	Y	3	18	3	15	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of the ALS/AS Logic Data Book, 1986.



SN54AS136, SN74AS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

SDAS162 - MARCH 1984-REVISED OCTOBER 1988

SN74AS136 0°C to 70°C

recommended operating conditions

		SN54AS136		SN	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input Voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			8.0	V
Vон	High-level output current			5.5			5.5	V
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS			SI	SN54AS136			SN74AS136			
PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
٧ıK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.5			-1.5	V	
IOH	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V				2			0.1	mA	
VOL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 4 \text{ mA}$			0.35	0.5		0.25	0.4	V	
Ц	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V				0.1			0.1	mA	
lн	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V		T		20			20	μΑ	
IլL	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V				-0.5			-0.5	mA	
ICC	V _{CC} = 5.5 V	$V_{IA} = 4.5 V$	$V_{IB} = 0$		14	20		14	20	mA	
ICCL	V _{CC} = 5.5 V	V _{IA} = 4.5 V			22	31		22	31	mA	

[†] All typical values are at $V_{CC} = 5$, $T_A = 25$ °C.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	F	.5 V to 5. pF, Ω, I to MAX		UNIT	
			SN54A	\S136	SN74A		
			MIN	MAX	MIN	MAX	1
^t PLH	A or B	V	6.3	14.8	6.3	12.5	20
^t PHL	(other input low)	T T	3.3	7.9	3.3	7.1	ns
^t PLH	A or B		6.3	12.4	6.3	11.4	
^t PHL	(other input low)	Y	3.3	14.1	3.3	10.7	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of the ALS/AS Logic Data Book, 1986.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated