SDAS276 - DECEMBER 1994


- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These synchronous, presettable, 4-bit decade and binary counters feature an internal carry look-ahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade counter. The 'ALS161B, 'ALS163B, 'AS161, and 'AS163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; they may be preset to any number between 0 and 9 or 15. Because presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . . J PACKAGE SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

The clear function for the 'ALS161B and 'AS161 is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, LOAD, or enable inputs. The clear function for the SN54ALS162B, 'ALS163B, and 'AS163 is synchronous, and a low level at CLR sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to CLR to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a high-level pulse while the count is maximum (9 or 15 with Q_A high). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.


SDAS276 - DECEMBER 1994


description (continued)

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


The SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, and SN54AS163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS161B, SN74ALS163B, SN74AS161, and SN74AS163 are characterized for operation from 0°C to 70°C.

logic symbols†






'ALS163B AND 'AS163 BINARY COUNTERS WITH SYNCHRONOUS CLEAR




SN54ALS162B DECADE COUNTER WITH SYNCHRONOUS CLEAR



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



logic diagram (positive logic)




Pin numbers shown are for the J package.



SDAS276 - DECEMBER 1994

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

'ALS161B and 'AS161 synchronous binary counters are similar; however, CLR is asynchronous.


SDAS276 - DECEMBER 1994

typical clear, preset, count, and inhibit sequences

SN54ALS162B

The following sequence is illustrated below:

- 1. Clear outputs to zero (SN54ALS162B is synchronous)
- 2. Preset to BCD 7
- 3. Count to 8, 9, 0, 1, 2, and 3
- 4. Inhibit




SDAS276 - DECEMBER 1994

typical clear, preset, count, and inhibit sequences

'ALS161B, 'AS161, 'ALS163B, and 'AS163

The following sequence is illustrated below:

- 1. Clear outputs to zero ('ALS161B and 'AS161 are asynchronous; 'ALS163B and 'AS163 are synchronous.)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SDAS276 – DECEMBER 1994

absolute maximum ratings over operating	្ស free-air temperature range (unless ថ	otherwise noted)†
---	---	-------------------

Supply voltage, V _{CC}		7 \
Input voltage, V _I		7 \
Operating free-air temperature range, T _A :	SN54ALS161B, SN54ALS162B,	
	SN54ALS163B	55°C to 125°C
	SN74ALS161B, SN74ALS163B	0°C to 70°C
Storage temperature range		65°C to 150°C

recommended operating conditions

				SN	54ALS16 54ALS16 54ALS16	2B	SN74ALS161B SN74ALS163B		UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input vol	tage		2			2			V
V _{IL}	Low-level input volt	tage				0.7			0.8	V
ІОН	High-level output current					-0.4			-0.4	mA
loL	Low-level output current					4			8	mA
fclock	Clock frequency			0		22	0		40	MHz
	Dulas duration	CLR high or low		20			12.5			20
t _W	Pulse duration ————	'ALS161B	CLR low	20			15			ns
		A, B, C, D	-	50			15			
		LOAD		20			15			
		'ALS161B	ENP, ENT	25			15			
t _{su}	Setup time before CLK↑	SN54ALS162B, 'ALS163B		20			15			ns
	DCIOIC OLIVI	'ALS161B	CLR inactive	10			10			
		CNEAN CACOD (ALCACOD	CLR low	20			15			
		SN54ALS162B, 'ALS163B	CLR high	20			10			
t _h	Hold time, all synch	nronous inputs after CLK↑		0			0			ns
T _A	Operating free-air t	emperature		-55		125	0		70	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS276 - DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	CONDITIONS		SN54ALS161B SN54ALS162B SN54ALS163B		SN74ALS161B SN74ALS163B			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.5			-1.5	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		V
\/o.	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL		$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
I _{IL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.2			-0.2	mA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
Icc	V _{CC} = 5.5 V			12	21		12	21	mA

 $[\]uparrow$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	(INPUT) (OUTPUT) $T_A = MIN \text{ to } MAX\S$					
	, ,	, ,	SN54AL	S161B	SN74AL	S161B	
			MIN	MAX	MIN	MAX	
fmax			22		40		MHz
t _{PLH}	CLK	RCO	5	34	5	20	ns
t _{PHL}	OLK	NOO	5	27	5	20	113
t _{PLH}	CLK	Any Q	4	19	4	15	ns
t _{PHL}	OLK	Ally Q	6	25	6	20	115
tpLH	ENT	RCO	3	18	3	13	
^t PHL	ENT	, RCO	3	17	3	13	ns
t=	CLR	Any Q	8	27	8	24	
^t PHL		RCO	11	32	11	23	ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS276 - DECEMBER 1994

switching characteristics (see Figure 3)

PARAMETER	FROM	то	C _L	= 50 pF = 500 £		,	UNIT
	(INPUT)	(OUTPUT)	SN54ALS162B SN54ALS163B		SN74ALS163B		
			MIN	MAX	MIN	MAX	
f _{max}			35		40		MHz
t _{PLH}	CLK	RCO	5	25	5	20	ns
^t PHL	OLK	ROO	5	25	5	20	113
t _{PLH}	CLK	Any Q	4	18	4	15	ns
t _{PHL}	OLK	Ally Q	6	25	6	20	115
t _{PLH}	ENT	RCO	3	16	3	13	ne
^t PHL	LIVI	NOO	3	16	3	13	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54AS161, SN54AS163	
SN74AS161, SN74AS163	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

					N54AS16		SN74AS161 SN74AS163		UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltag	је		2			2			V
V_{IL}	Low-level input voltag	е				0.8			0.8	V
loh	High-level output curr	ent				-2			-2	mA
loL	Low-level output current				20			20	mA	
f _{clock} *	Clock frequency		0		65	0		75	MHz	
+ *	Pulse duration	CLR high or low		7.7			6.7			ne
t _W *	ruise duration	'AS161	CLR low	10			8			ns
		A, B, C, D		10			8			
		LOAD		10			8			
. *	Setup time	ENP, ENT		10			8			20
t _{su} *	before CLK↑	'AS161	CLR inactive	10			8			ns
		'AS163	CLR low	14			12			
		AS163	CLR high (inactive)	10			9			
th*	Hold time, all synchro	nous inputs after CLK	<u> </u>	2			0			ns
TA	Operating free-air tem	perature		-55		125	0		70	°C

On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SDAS276 - DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CO		NDITIONS		SN54AS161 SN54AS163		SN74AS161 SN74AS163			UNIT		
				MIN	TYP	MAX	MIN	TYP [†]	MAX		
٧ _{IK}		$V_{CC} = 4.5 \text{ V},$	$I_{\parallel} = -18 \text{ mA}$			-1.2			-1.2	V	
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2			V	
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	V	
	LOAD					0.3			0.3		
I _I	ENT	$V_{CC} = 5.5 V,$	$V_I = 7 V$			0.2			0.2	mA	
	All others					0.1			0.1		
	LOAD					60			60		
ΙΗ	ENT	$V_{CC} = 5.5 V,$	$V_{I} = 2.7 V$			40			40	μΑ	
	All others					20			20		
	LOAD					-1.5			-1.5		
Ι _Ι Γ	ENT	$V_{CC} = 5.5 V$,	$V_{I} = 0.4 V$			-1			-1	mA	
	All others					-0.5			-0.5	<u> </u>	
IO [‡]	-	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA	
ICC		V _{CC} = 5.5 V			35	53		35	53	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R _L T _A	UNIT			
	, ,	, , ,	SN54A	\S161	SN74A	S161	
			MIN	MAX	MIN	MAX	
f _{max} *			65		75		MHz
t=	CLK	RCO (with LOAD high)	1	8.5	1	8	ns
^t PLH		RCO (with LOAD low)	3	17.5	3	16.5	
t _{PHL}		RCO	2	14	2	12.5	
t _{PLH}	CLK	Any Q	1	7.5	1	7	ns
t _{PHL}	OLK	Ally Q	2	14	2	13	115
t _{PLH}	ENT	RCO	1.5	10	1.5	9	ns
^t PHL	ENT	NCO NCO	1	9.5	1	8.5	115
t	CLB	Any Q		14	2	13	ns
t _{PHL}	CLR	RCO	2	14	2	12.5	115

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		= 50 pF = 500 c			UNIT
			MIN	MAX	MIN	MAX	
f _{max} *			65		75		MHz
4		RCO (with LOAD high)	1	8.5	1	8	
^t PLH	CLK	RCO (with LOAD low)	3	17.5	3	16.5	ns
^t PHL		RCO	2	14	2	12.5	
tpLH	CLK	Any Q	1	7.5	1	7	ns
^t PHL	OLK	CLN Arry Q	2	14	2	13	115
^t PLH	ENT	RCO	1.5	10	1.5	9	ns
t _{PHL}] EINI	NOO NOO	1	9.5	1	8.5	113


^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested. † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS276 - DECEMBER 1994

APPLICATION INFORMATION

n-bit synchronous counters


This application demonstrates how the ripple-mode carry circuit (see Figure 1) and the carry-look-ahead circuit (see Figure 2) can be used to implement a high-speed n-bit counter. The SN54ALS162B counts in BCD. The $^{\prime}$ ALS161B, $^{\prime}$ AS163, and $^{\prime}$ AS163 count in binary. When additional stages are added, the f_{max} decreases in Figure 1, but remains unchanged in Figure 2.



To More Significant Stages

 $f_{max} = 1/(CLK \text{ to RCO } t_{PLH}) + (ENT \text{ to RCO } t_{PLH}) (N-2) + (ENT t_{SU})$

Figure 1. Ripple-Mode Carry Circuit



To More Significant Stages


 $f_{max} = 1/(CLK \text{ to RCO } t_{PLH}) + (ENP t_{SU})$

Figure 2. Carry-Look-Ahead Circuit



SDAS276 - DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated