- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low Static-Power** Dissipation
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{CC})
- Ioff and Power-Up 3-State Support Hot Insertion
- **Support Unregulated Battery Operation** Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16244B . . . WD PACKAGE SN74LVT16244B . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

1 U	48 2 0E
2	47 🛮 1A1
3	46 1A2
4	45 GND
5	44 🛮 1A3
6	43 1A4
7	42 V _{CC}
8	41 2A1
9	40 2A2
10	39 GND
11	38 2A3
12	37 2A4
13	36 3A1
14	35 3A2
15	34 GND
16	33 3A3
17	32 3A4
18	31 V _{CC}
19	30 4A1
20	29 4A2
21	28 GND
22	27 4 A3
23	26 4 A4
24	25 3OE
	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

description

The 'LVT16244B devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.

When V_{CC} is between 0 and 1.5-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVT16244B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16244B is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716 - MARCH 2000

FUNCTION TABLE (each 4-bit buffer)


INP	UTS	OUTPUT				
ŌĒ	Α	Υ				
L	Н	Н				
L	L	L				
Н	Χ	Z				

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVT16244B	96 mA
SN74LVT16244B	
Current into any output in the high state, IO (see Note 2): SN54LVT16244B	48 mA
SN74LVT16244B	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716 - MARCH 2000

recommended operating conditions (see Note 4)

			SN54LVT1	16244B	SN74LVT1	LINIT	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	, S	2		V	
V_{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	2	5.5		5.5	V	
loн	High-level output current	5	-24		-32	mA	
loL	Low-level output current		2	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	000	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	-	200		200		μs/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54LVT16244B			SN74LVT16244B					
PAI	RAMETER	TEST CONDITIONS			TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT			
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0	.2		VCC-0	.2					
\/-··		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4] _v			
VOH		VCC = 3 V	I _{OH} = -24 mA	2						V			
		∧CC = 2 ∧	I _{OH} = -32 mA				2						
		Voc - 2.7.V	I _{OL} = 100 μA			0.2		0.2					
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5	0.5 0.4 0.5 0.55						
\/a:			I _{OL} = 16 mA			0.4				V			
VOL		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I _{OL} = 32 mA			0.5							
		VCC = 3 V	I _{OL} = 48 mA			0.55							
			I _{OL} = 64 mA										
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			\$ 50			10)			
١.	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND		±1			±1					
l _l	5	V _{CC} = 3.6 V	VI = VCC		Q.	1			1	μΑ			
	Data inputs	VCC = 3.0 V	V _I = 0	_5			-5						
l _{off}		$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V			22				±100	μΑ			
lozh		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V	9	0,	5			5	μΑ			
lozL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$	-5			-5			μΑ			
lozpu		$\frac{V_{CC}}{OE}$ = 0 to 1.5 V, V_{O} = 0.5 V to 3 V, OE = don't care			±100*			±100					
lozpd	$\frac{\text{V}_{\text{CC}} = 1.5 \text{ V to 0, V}_{\text{O}} = 0.5 \text{ V to 3 V,}}{\text{OE} = \text{don't care}}$		±100*	· ±			μΑ						
				0.19		0.19							
ICC		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			5			5	mA			
		1 1 - 100 01 0140	Outputs disabled	0.19			0.19						
△I _{CC} ‡		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND		0.2			0.2			mA			
Ci		V _I = 3 V or 0	j = 3 V or 0			4			4				
Co		V _O = 3 V or 0		9			9		pF				
		•	-			-							

^{*}On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS716 - MARCH 2000

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		SN54LVT16244B			SN74LVT16244B								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX		
t _{PLH}	А	Y	1.1	4.4	2	4.6	1.2	2.3	3.2		3.7	ns	
^t PHL	1 ^	A	'	1.1	3.6	14	3.9	1.2	2	3.2		3.7	115
^t PZH	ŌĒ	<u> </u>	Y	1.1	4.6	JE	5.4	1.2	2.6	4		5	ns
t _{PZL}		'	1.1	5.4	Q	6.2	1.2	2.7	4		5	115	
^t PHZ	- OE	V	1.6	5.7		6.2	2.2	3.3	4.5		5	ns	
tPLZ	OE .		1.2	5		4.7	2	3.1	4.2		4.4	115	
^t sk(o)				8					0.5			ns	

 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, TA = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com