SN74ALVCH162244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES065D – JANUARY 1996 – REVISED JUNE 1999

• DGG OR DL PACKAGE **Member of the Texas Instruments** (TOP VIEW) Widebus™ Familv **EPIC[™]** (Enhanced-Performance Implanted 1OE 48 20E **CMOS) Submicron Process** 47 1 1A1 1Y1 2 **Output Ports Have Equivalent 26-**Ω Series 1Y2 **3** 46 1A2 **Resistors, So No External Resistors Are** GND 14 45 GND Required 1Y3 5 44 🛛 1A3 ESD Protection Exceeds 2000 V Per 1Y4 🛛 6 43 🛛 1A4 MIL-STD-883, Method 3015; Exceeds 200 V V_{CC} [] 7 42 VCC Using Machine Model (C = 200 pF, R = 0) 2Y1 8 41 🛛 2A1 2Y2 🛛 9 Latch-Up Performance Exceeds 250 mA Per 40 2A2 **JESD 17** GND 10 39 GND 2Y3 🛛 38 2A3 11 Bus Hold on Data Inputs Eliminates the 2Y4 🛛 12 37 🛛 2A4 **Need for External Pullup/Pulldown** 3Y1 || 13 36 **3**A1 Resistors 3Y2 35 3A2 14 Package Options Include Plastic 300-mil GND 15 34 GND Shrink Small-Outline (DL) and Thin Shrink 33 🛛 3A3 3Y3 1116 Small-Outline (DGG) Packages 3Y4 🛛 32 3A4 17 NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR. Vcc Ц 18 31 V_{CC} 4Y1 🛛 19 30 4A1 description 4Y2 20 29 4A2 GND 21 28 GND This 16-bit buffer/driver is designed for 1.65-V to 4Y3 122 27 4A3 3.6-V V_{CC} operation. 4Y4 **2**3 26 4A4 The SN74ALVCH162244 is designed specifically 25 30E 4<u>0</u>E 24

The SN74ALVCH162244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low outputenable (\overline{OE}) inputs.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162244 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SN74ALVCH162244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES065D – JANUARY 1996 – REVISED JUNE 1999

FUNCTION 1	ABLE
------------	------

(each 4-bit buffer)						
INP	JTS	OUTPUT				
OE	Α	Y				
L	Н	Н				
L	L	L				
Н	Х	Z				


logic symbol[†]

1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <u>0E</u>	25	EN3				
	24					
4OE		EN4				
1A1	47		1		2	1Y1
	46	<u> </u>		IV	3	
1A2	44				5	1Y2
1A3	43	1			6	1Y3
1 A 4	41				8	1Y4
2A1			1	2 ▽		2Y1
2A2	40	-			9	2Y2
2A3	38				11	2Y3
2A4	37				12	2Y4
3A1	36	<u> </u>	1	3 ▽	13	3Y1
3A2	35	<u> </u>		J .	14	3Y2
	33	┣──			16	
3A3	32	┨────			17	3Y3
3A4	30	1			19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2						4Y2
4A3	27				22	4Y3
4A4	26				23	4Y4
					1	

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V _O (see Notes 1 and 2)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCH162244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES065D – JANUARY 1996 – REVISED JUNE 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-2	
la.	High-level output current	V _{CC} = 2.3 V		-6	mA
ЮН		$V_{CC} = 2.7 V$		-8	
		V _{CC} = 3 V		-12	
		V _{CC} = 1.65 V		2	
1	Low-level output current	V _{CC} = 2.3 V		6	
IOL		V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	•		10	ns/V
TA	Operating free-air temperature		-40	85	°C
				4 T I II 4	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH162244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES065D - JANUARY 1996 - REVISED JUNE 1999

PA	ARAMETER	TEST CONDITIONS	VCC	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.	.2			
	$I_{OH} = -2 \text{ mA}$	1.65 V	1.2					
		I _{OH} = -4 mA	2.3 V	1.9				
Vон		1 6-mA	2.3 V	1.7			V	
	IOH = -6 mA	3 V	2.4					
		I _{OH} = -8 mA	2.7 V	2				
		I _{OH} = -12 mA	3 V	2				
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
		I _{OL} = 2 mA	1.65 V			0.45		
		I _{OL} = 4 mA	2.3 V			0.4		
VOL			2.3 V			0.55	V	
		IOL = 6 mA	3 V			0.55		
		I _{OL} = 8 mA	2.7 V			0.6		
		I _{OL} = 12 mA	3 V			0.8		
Ц		$V_I = V_{CC} \text{ or } GND$	3.6 V			±5	μA	
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V	1.65 V	-25				
		V ₁ = 0.7 V	2.3 V	45				
II(hold))	V _I = 1.7 V	2.3 V	-45			μA	
		V _I = 0.8 V		75				
		V _I = 2 V	3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
loz		$V_{O} = V_{CC} \text{ or } GND$	3.6 V			±10	μΑ	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or	GND 3 V to 3.6 V			750	μA	
<u>C</u> .	Control inputs	ntrol inputs	2.2.1/		3		~ F	
Ci	Data inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		6		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF	
				·				

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	۲ <mark>0.2</mark> = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT	
			(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	^t pd	A	Y	§	1	4.9		4.7	1	4.2	ns
	t _{en}	OE	Y	§	1	6.8		6.7	1	5.6	ns
	^t dis	OE	Y	§	1	6.3		5.7	1	5.5	ns

§ This information was not available at the time of publication.




SN74ALVCH162244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES065D - JANUARY 1996 - REVISED JUNE 1999

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS		V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
			TEST CONDITIONS	TYP	TYP	TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	C _I = 50 pF. f = 10 MHz	†	16	19	ъE
C _{pd}	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	†	4	5	рF


[†] This information was not available at the time of publication.




NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- tPLZ and tPHZ are the same as tdis. Ε.
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.








- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tp[H and tpH] are the same as t_{pd} .
 - Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH162244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES065D – JANUARY 1996 – REVISED JUNE 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. tpLz and tpHz are the same as tdis.

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com