## SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES014E – JULY 1995 – REVISED FEBRUARY 1999

• DGG, DGV, OR DL PACKAGE Member of the Texas Instruments (TOP VIEW) Widebus™ Familv **EPIC<sup>™</sup>** (Enhanced-Performance Implanted 48 20E 1OE **CMOS) Submicron Process** 1Y1 2 47 **1** 1A1 ESD Protection Exceeds 2000 V Per 1Y2 3 46 1A2 MIL-STD-883, Method 3015; Exceeds 200 V GND 4 45 GND Using Machine Model (C = 200 pF, R = 0) 1Y3 🛛 5 44 1 1A3 • Latch-Up Performance Exceeds 250 mA Per 1Y4 6 43 🛛 1A4 **JESD 17** 42 VCC 41 🛛 2A1 2Y1 8 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown 2Y2 9 40 2A2 Resistors GND 10 39 GND 2Y3 38 2A3 11 Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink 37 1 2A4 2Y4 112 3Y1 🛛 13 36 3A1 Small-Outline (DGG), and Thin Very 3Y2 🛛 35 🛛 3A2 Small-Outline (DGV) Packages 14 GND [] 15 34 GND description 3Y3 🛛 16 33 🛛 3A3 3Y4 [] 17 32 3A4 This 16-bit buffer/driver is designed for 1.65-V to 31 VCC V<sub>CC</sub> [ 18 3.6-V V<sub>CC</sub> operation. 4Y1 🚺 19 30 4A1 The SN74ALVCH16244 is designed specifically 4Y2 20 29 4A2 to improve the performance and density of 3-state GND 21 28 GND memory address drivers, clock drivers, and 4Y3 22 27 4A3 bus-oriented receivers and transmitters. 26 4A4 4Y4 23 4OE 24 25 30E П The device can be used as four 4-bit buffers, two

8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16244 is characterized for operation from -40°C to 85°C.

#### FUNCTION TABLE (each 4-bit buffer)

(each 4-bit buller)							
INP	JTS	OUTPUT					
OE	Α	Y					
L	Н	Н					
L	L	L					
н	Х	Z					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

# SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES014E – JULY 1995 – REVISED FEBRUARY 1999


# logic symbol<sup>†</sup>

_	1					
1 <mark>0E</mark>	48	EN1				
2 <mark>0E</mark>		EN2				
3 <mark>0E</mark>	25	EN3				
4 <u>0</u> E	24	EN4				
40E				لے		
1A1	47	┍┶──	1	1 🗸	2	1Y1
	46	┣───	1	IV	3	
1A2	44	┣──			5	1Y2
1A3	43	<u> </u>			6	1Y3
1 <b>A</b> 4	41	<u> </u>			8	1Y4
2A1	40		1	2 ▽	9	2Y1
2A2						2Y2
2A3	38				11	2Y3
2A4	37				12	2Y4
3A1	36		1	3 ▽	13	3Y1
3A2	35	<u> </u>	-		14	3Y2
	33				16	
3A3	32	┣───			17	3Y3
3A4	30	<b> </b>			19	3Y4
4A1	29	<b> </b>	1	4 ▽	20	4Y1
4A2	27				22	4Y2
4A3						4Y3
4A4	26				23	4Y4
					,	

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DG(	G package
DG\	/ package 93°C/W
DL r	backage
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



# SN74ALVCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES014E – JULY 1995 – REVISED FEBRUARY 1999

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	$V_{CC} = 2.7 \text{ V to}$			0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
la.	High-level output current	$V_{CC} = 2.3 V$		-12		
ЮН		V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
1	Low-level output current $V_{CC} = 2.3 V$ $V_{CC} = 2.7 V$	V <sub>CC</sub> = 2.3 V		12	0	
IOL		V <sub>CC</sub> = 2.7 V		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature	Operating free-air temperature				
				(I <b>T</b> I II (		

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74ALVCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES014E - JULY 1995 - REVISED FEBRUARY 1999

P/	ARAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.	.2			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
		$I_{OH} = -6 \text{ mA}$	2.3 V	2			V	
VOH			2.3 V	1.7				
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
			3 V	2.4				
		$I_{OH} = -24 \text{ mA}$	3 V	2				
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA	1.65 V			0.45		
Va		I <sub>OL</sub> = 6 mA	2.3 V			0.4	V	
VOL		1	2.3 V			0.7	V	
		I <sub>OL</sub> = 12 mA	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA	3 V			0.55		
Ц		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
		V <sub>I</sub> = 0.58 V	1.65 V	25				
		V <sub>I</sub> = 1.07 V	1.65 V	-25			μA	
		V <sub>I</sub> = 0.7 V	2.3 V	45				
II(hold)	)	V <sub>I</sub> = 1.7 V	2.3 V	-45				
		V <sub>1</sub> = 0.8 V	3 V	75				
		$V_{I} = 2 V$	3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>	3.6 V			±500		
IOZ		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μΑ	
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V			40	μA	
∆lcc		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
	Control inputs	ol inputs	2.2.1		3		- F	
Ci	Data inputs	$V_I = V_{CC}$ or GND	3.3 V		6		pF	
Co	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		7		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 V$ $V_{CC} = 2.5 V$ $\pm 0.2 V$		V <sub>CC</sub> = 2.5 V ± 0.2 V		V V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		3.3 V 3 V	UNIT
			(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX			
Γ	<sup>t</sup> pd	А	Y	§	1	3.7		3.6	1	3	ns		
Γ	ten	OE	Y	§	1	5.7		5.4	1	4.4	ns		
	<sup>t</sup> dis	OE	Y	§	1	5.2		4.6	1	4.1	ns		

§ This information was not available at the time of publication.




# SN74ALVCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES014E - JULY 1995 - REVISED FEBRUARY 1999

## operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
			ITF		ITP		
	Power dissipation	Outputs enabled	Cı = 50 pF. f = 10 MH	,†	16	19	рF
C <sub>pd</sub>	capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	+	4	5	μ

<sup>†</sup> This information was not available at the time of publication.




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$ 10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> $\leq$ 2 ns, t<sub>f</sub> $\leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.








- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub>≤2 ns. t<sub>f</sub>≤2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tp  $\mu$  and tp $\mu$  are the same as t<sub>pd</sub>.

### Figure 2. Load Circuit and Voltage Waveforms



## SN74ALVCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES014E - JULY 1995 - REVISED FEBRUARY 1999





- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com