DGG OR DL PACKAGE

(TOP VIEW)

SCES080C - JULY 1996 - REVISED FEBRUARY 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENBA) inputs. For the A-to-B data flow, the data flows through a single buffer. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input.

Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate CLKENBA input is low. The B-to-A data transfer is synchronized with CLK.

#### 56 GND GND [ OEAB 2 55 SEL A1 $\Pi$ 3 54 **∏** B1 GND 14 53 GND A2 🛮 5 52 N B2 51 B3 A3 🛮 6 50 [] V<sub>CC</sub> V<sub>CC</sub> 47 A4 🛮 8 49 🛮 B4 A5 🛮 9 48 B5 A6 🛮 10 47 B6 46 GND GND II 11 A7 | 12 45 **∏** B7 A8 🛮 13 44 B8 А9 П 14 43 **∏** B9 42 **∏** B10 A10 ∏ 15 A11 16 41 B11 А12 П 17 40 П в12 GND **1** 18 39 | GND 38 B13 A13 19 А14 П **∏** B14 20 37 A15 21 36 **∏** B15 V<sub>CC</sub> **□** 22 35 V<sub>CC</sub> A16 23 34 🛮 B16 33 **∏** B17 A17 | 24 GND ∏25 32 | GND A18 **∏** 26 31 N B18 OEBA **∏** 27 30 T CLK 29 | GND

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16524 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




#### FUNCTION TABLE B-TO-A STORAGE ( $\overline{OEBA} = L$ )

	OUTPUT					
CLKENBA	CLK	SEL	SEL B			
Н	Х	Х	Х	A <sub>0</sub> †		
L	$\uparrow$	Н	L	L		
L	$\uparrow$	Н	Н	Н		
L	$\uparrow$	L	L	L‡		
L	$\uparrow$	L	Н	H‡		

<sup>†</sup>Output level before the indicated steady-state input

### logic diagram (positive logic)





conditions were established

‡ Four positive CLK edges are needed to propagate data from B to A when SEL is low.

SCES080C - JULY 1996 - REVISED FEBRUARY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Sup	oply voltage range, V <sub>CC</sub>	
Inpu	ut voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	
	I/O ports (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Out	tput voltage range, V <sub>O</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Inpu	ut clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Out	tput clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Con	ntinuous output current, IO	±50 mA
Con	ntinuous current through each V <sub>CC</sub> or GND	±100 mA
Pac	ckage thermal impedance, θ <sub>JA</sub> (see Note 3): DGG packag	le 81°C/W
	DL package	
Stor	rage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
VIL	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ı	Input voltage		0	VCC	V	
٧o	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-4		
1	High-level output current	V <sub>CC</sub> = 2.3 V		-12	mA	
ЮН		V <sub>CC</sub> = 2.7 V		-12		
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
1	Low-level output current	V <sub>CC</sub> = 2.3 V		12	mA	
lOL		V <sub>CC</sub> = 2.7 V		12		
		V <sub>CC</sub> = 3 V		24	1	
Δt/Δν	Input transition rise or fall rate	•		10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## **SN74ALVCH16524 18-BIT REGISTERED BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES080C - JULY 1996 - REVISED FEBRUARY 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2		
		I <sub>OH</sub> = -4 mA		1.65 V	1.2			
Voн	I <sub>OH</sub> = -6 mA	2.3 V	2					
			2.3 V	1.7			V	
	I <sub>OH</sub> = -12 mA	2.7 V	2.2					
				3 V	2.4			
		I <sub>OH</sub> = -24 mA		3 V	2			
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		$I_{OL} = 4 \text{ mA}$		1.65 V			0.45	
VOL	$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V		
	I <sub>OL</sub> = 12 mA	2.3 V			0.7	v		
	10L = 12 IIIA	2.7 V			0.4			
		$I_{OL} = 24 \text{ mA}$	3 V			0.55		
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V <sub>I</sub> = 0.58 V	1.65 V	25				
		V <sub>I</sub> = 1.07 V	1.65 V	-25				
		V <sub>I</sub> = 0.7 V		2.3 V	45			
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ
		V <sub>I</sub> = 0.8 V	3 V	75				
		V <sub>I</sub> = 2 V	3 V	-75				
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
l <sub>OZ</sub> §		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
∆lcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		7		pF

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			¶		120		125		150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		¶		3.2		3.2		3		ns
	Setup time	B data before CLK↑	¶		1.5		1.2		1.1		ns
t <sub>su</sub>		SEL before CLK↑	¶		2.7		2.4		2.1		
		CLKENBA before CLK↑	¶		2.7		2.6		2		
t <sub>h</sub> H		B data after CLK↑	¶		1		0.6		1.2		
	Hold time	SEL after CLK↑	¶		0.5		0.2		0.8		ns
		CLKENBA after CLK↑	¶		0.1		0.1		0.3		

This information was not available at the time of publication.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	1.8 V	V <sub>CC</sub> =	2.5 V 2 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(1141-01)	(0011 01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		120		125		150		MHz
<sup>t</sup> pd	А	В		†	1	3.9		3.8	1	3.2	
	CLK	А		†	1	6.1		6.2	1	5.2	ns
t <sub>en</sub>	OEAB or OEBA	A or B		†	1	6.1		6.1	1	5.1	ns
t <sub>dis</sub>	OEAB or OEBA	A or B		†	1	6.3		5.4	1	4.9	ns


<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT		
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	ONIT	
	Power dissipation	Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	†	160	160	pF	
Cpd	capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	†	160	160	þг	

<sup>†</sup> This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES** 

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.

**VOLTAGE WAVEFORMS** 


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com